

# BURR-BROWN 

## integrated circuits

## data book

## volume 33

## BURR-BROWN®

電

Operational Amplifiers
Instrumentation Amplifiers
Isolation Amplifiers
Analog Circuit Functions
D/S Converters
Analog Circuit Multiplexers
Sample/Hold Amplifiers
A/D Converters
Voltage-ta-Frequency Converters
Data Acquisition Components

MODEL INDEX



| OPA550 .................. 2-135 | SHC601 ................... 8-22 |
| :---: | :---: |
| OPA600 .................. 2-137 | SHC702 ............... 9.2-118 |
| OPA602 ..................2-145 | SHC803 ...................8-26 |
| OPA605 ................. 2-152 | SHC804 ................... 8-26 |
| OPA606 .................. 2-158 | SHC5320 ..................8-32 |
| OPA620 ..................2-166 |  |
| OPA621 ................. 2-170 | UAF11 .....................5-74 |
| OPA627 ..................2-174 | UAF21 .....................5-74 |
| OPA633 ................. 2-176 | UAF41 .....................5-82 |
| OPA675 ..................2-186 |  |
| OPA676 .................2-186 | VFC32 .....................10-3 |
| OPA2107 ................2-193 | VFC42 ................... 10-12 |
| OPA2111 ................2-195 | VFC52 ................... 10-12 |
| OPA2541 ................2-205 | VFC62 ................... 10-18 |
|  | VFC100 ................. 10-26 |
| PCM53P ..............6.2-152 | VFC101N ................ 10-41 |
| PCM54 ................6.2-164 | VFC110 ................. 10-52 |
| PCM55 ................6.2-164 | VFC320 ................. 10-54 |
| PCM56P ..............6.2-172 |  |
| PCM58P ..............6.2-180 | XTR100 ................. 3-114 |
| PCM60P ..............6.2-186 | XTR101 .................3-126 |
| PCM64P ..............6.2-194 | XTR110 .................3-139 |
| PCM75 ................ 9.2-136 |  |
| PCM78P ..............9.2-145 | 700..........................4-86 |
|  | $700 \cup$........................4-86 |
| PGA100 ...................3-85 | 710..........................4-88 |
| PGA102 ...................3-93 | 722..........................4-92 |
| PGA200 .................3-103 | 724.........................4-96 |
| PGA201 .................3-103 | 3507J .....................2-213 |
|  | 3508J .....................2-215 |
| PWRXXXX ............... 14-1 | 3550 Series ............ 2-217 |
| PWS725 ..................4-65 | 3551 Series ............ 2-221 |
| PWS726 ..................4-65 | 3553 ......................2-225 |
| PWS727 ..................4-70 | 3554 ......................2-229 |
| PWS728 .................. 4-73 | 3571 ......................2-237 |
| PWS740 ..................4-76 | 3572 ......................2-237 |
| PWS750 ..................4-83 | 3573 ......................2-243 |
| Components | 3580 ......................2-247 |
|  | 3581 ......................2-247 |
| RCV420 ................. 3-110 | 3582 ......................2-247 |
|  | 3583 ......................2-251 |
| REF10 .....................5-49 | 3584 ......................2-255 |
| REF101 ...................5-55 | 3606 .....................3-150 |
| REF200 ...................5-63 | 3627 ......................3-158 |
|  | 3650 ......................4-100 |
| SDM862 ..................11-3 | 3652 ......................4-100 |
| SDM863 ..................11-3 | 3656 ......................4-108 |
| SDM872 ..................11-3 | 4085 .......................5-94 |
| SDM873 ..................11-3 | 4104 ......................5-100 |
|  | 4115 ......................5-100 |
| SHC76 .......................8-3 | 4127 ......................5-102 |
| SHC85 ......................8-7 | 4302 ......................5-109 |
| SHC298 ...................8-11 | 4341 ......................5-115 |
| SHC298A .................8-11 | 4423 ......................5-119 |
| SHC600 ...................8-18 |  |

Individual Product Data Sheets for models not listed here are available from your local Burr-Brown salesperson or representative. See the listing on the inside back cover.

## HOW TO USE THIS BOOK

If you know the MODEL NUMBER,

If you know the PRODUCT TYPE,

Use the Model Index on the INSIDE FRONT COVER.

Use the TABBED TABLE OF CONTENTS on page $v$. Or, use the SELECTION GUIDE TABLES at the front of each tabbed section.

Use the CROSS-REFERENCE INFORMATION in Section 15.

Use the Model Index on the INSIDE FRONT COVER or the SELECTION GUIDE TABLES at the front of each tabbed section. New models are shown in boldface. Contact your local Burr-Brown salesperson or representative for information on new models.

If you are in the U.S.A., see the U.S.A. PRICE LIST, Section 16. If you are outside the U.S.A., contact your local Burr-Brown salesperson or representative.

If you want MILITARY components,

If you want DIE,

Contact your local Burr-Brown salesperson or representative. See INSIDE BACK COVER.

Contact your local Burr-Brown salesperson or representative. See INSIDE BACK COVER.

LI-356
©1989 Burr-Brown Corporation
Printed in U.S.A.

Burr-Brown Corporation
International Airport Industrial Park
Mailing Address: $\quad$ Street Address:
PO Box $11400 \quad 6730$ S. Tucson Blvd.
Tucson, AZ 85734 Tucson, AZ 85706
Tel: (602) 746-1111 • Twx: 910-952-1111
FAX: (602) 889-1510 • Cable: BBRCORP • Telex: 66-6491
The information provided herein is believed to be reliable; however, BURRBROWN assumes no responsibility for inaccuracies or omissions. BURRBROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without noticc. No patent rights or licenses to any of the circuits or products described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

# BURR-BROWN INTEGRATED CIRCUITS DATA BOOK 

## VOLUME 33

## ABOUT BURR-BROWN

Burr-Brown Corporation is a leading designer and manufacturer of precision microcircuits and microelectronic-based systems for use in data acquisition, signal conditioning, measurement, and control.
We make our products for customers who pursue business success much as we do-through worldwide competition based on high performance, high quality, and high value. Our customers include OEMs, sophisticated endusers, systems integrators, and VARs who demand an extra measure of performance for their products and operations.

## COMPANY FACTS

- Founded in 1956.
- Corporate headquarters, Tucson, Arizona, U.S.A.
- 1500 employees.
- Manufacturing and technical facilities: Tucson; Livingston, Scotland; Atsugi, Japan.
- Sales and distribution subsidiaries in Austria, Belgium, England, France, Germany, Italy, Japan, the Netherlands, Sweden, and Switzerland; 19 international sales representative organizations worldwide.
- Over 300 sales and service staff worldwide.
- 800+ high-performance products.


## BURR-BROWN PRODUCTS

- Precision linear microcircuits, including data converters, operational and instrumentation amplifiers, power amplifiers, and isolation amplifiers. Many military/high reliability models.
- DC/DC converter power supplies in a broad range of input/output ratings.*
- Board-level microcomputer subsystems, including high-speed DSP boards for VME and IBM PC systems; industrial STD boards; and modular PC instrumentation for data acquisition, test, measurement, and control.*
- Data entry terminals, transaction processors, and peripherals for factory data collection, inventory control, labor tracking, and quality assurance. Modems, multiplexers, and network servers for industrial data communications and LANs. See Section 14.
* These items are described in Section 14 and in separate databooks. Also see Section 1.
QUALITY AT BURR-BROWN ..... vii
UNDERSTANDING COMPONENT MODEL NUMBERS ..... ix
WHERE TO GO FROM HERE:
BURR-BROWN SALES \& SERVICE ..... $x i$
BURR-BROWN TECHNICAL LITERATURE
OPERATIONAL AMPLIFIERS
INSTRUMENTATION AMPLIFIERSAmplifiers, Transmitters, Receivers
ISOLATION PRODUCTS
Isolation Amplifiers, Isolation Power Supplies
ANALOG CIRCUIT FUNCTIONS
Multipliers/Dividers, Log Amps, RMS-to-DC, Multifunction Converters, References.
DIGITAL-TO-ANALOG CONVERTERS
6.1-Instrumentation; 6.2-Audio, Communications, DSP
ANALOG MULTIPLEXERS
SAMPLE/HOLD AMPLIFIERS
ANALOG-TO-DIGITAL CONVERTERS9.1-Instrumentation; 9.2-Audio, Communications, DSP
VOLTAGE-TO-FREQUENCY CONVERTERS
DATA ACQUISITION COMPONENTS11
SURFACE MOUNT COMPONENTS12
ACCESSORIES13
OTHER BURR-BROWN PRODUCTS
CROSS-REFERENCE INFORMATION
PRICE LIST (U.S.A. ONLY)14


## QUALITY AT BURR-BROWN

## BUILT-IN QUALITY AND RELIABILITY GUARANTEE HIGH PERFORMANCE

We have been building quality and reliability into our microcircuits, subsystems, and systems for over 30 years. Today, our manufacturing and quality assurance processes and procedures are backed by millions of units of worldwide experience; we make sure our customers get all the operating performance in their applications that we design into our products.

## A SYSTEMS APPROACH TO QUALITY MANUFACTURING

In the manufacture of microcircuits, sophisticated production techniques and test equipment are used to fabricate silicon wafers and fashion them into hybrid and monolithic electronic components. Our engineers have pioneered hundreds of innovations in manufacturing technology, including thin-film deposition processes and wafer-level laser trimming to improve accuracy and stability.

## HIGH-PERFORMANCE PEOPLE

Our 1500 worldwide engineers, technicians, managers, and other employees are educated, trained and motivated to continuously improve the products and services demanded by our customers. Employee skills are constantly improved through in-house and community educational programs to meet new operating and competitive challenges. From top to bottom, our people focus on the customer and his needs; everyone is a high-performance partner in your aggregate business success.

## GETTING IT RIGHT THE FIRST TIME!

Quality control, like almost everything else at Burr-Brown, begins at the design phase. The completed design is carefully checked prior to production to make sure that it will meet the quality criteria set up for it. Incoming materials from vendors are sampled and carefully inspected to the standard established for each item before going into manufactured product.

During production, our in-line quality control people sample parts from the production line at several stages and inspect partially assembled products against performance criteria. A $100 \%$ electrical test performed after production completes the manufacturing cycle.
Inspection and testing don't stop when production is completed. Many Burr-Brown products are subjected to "burn-in" at elevated temperatures to catch early or "infant mortality" failures before they reach the customer.
To maintain both quality and on-time delivery, Burr-Brown uses several computerized manufacturing systems. In our AMAPS system, information, such as the location of materials, how they are being used, inventory of parts, and what materials need to be ordered, is collected and analyzed on a regular basis to make sure the work flows smoothly.
We are also now expanding a rigorous Statistical Process Control (SPC) system throughout the company. Our employees are directly involved in all aspects of the manufacturing process, so we "do it right the first time" instead of catching errors later. SPC is a proven technique that represents the future in electronics manufacturing.

## UNDERSTANDING COMPONENT MODEL NUMBERS

Most Burr-Brown component products in this book have model numbers in the following form:


Some products designed for digital audio and signal processing applications have model numbers as follows:

## PRODUCT TYPE PREFIXES

| Product Type | Prefix | Description |
| :--- | :--- | :--- |
| Amplifiers | OPA | Operational Amplifier |
|  | INA | Instrumentation Amplifier |
|  | PGA | Programmable Gain Amplifier |
|  | ISO | Isolation Amplifier |
| Analog Circuit | MFC | Multifunction Converter |
| Functions | MPY | Multiplier |
|  | DIV | Divider |
|  | LOG | Logarithmic Amplifier |
| Frequency Products | VFC | Voltage-to-Frequency Converter |
|  | UAF | Universal Active Filter |
| Conversion Products | ADC | A/D Converter |
|  | ADS | A/D Converter with Sample/Hold |
|  | DAC | D/A Converter |
|  | MPC | Multiplexer |
|  | PCM | A/D and D/A Converters for Audio |
|  |  | and Digital Signal Processing |
|  | SDM | System Data Modules |
|  | SHC | Sample/Hold |
| Miscellaneous | PWS | Power Supply |
|  | PWR | Power Supply |
|  | REF | Reference |
|  | Transmitter |  |
|  | RTR | Receiver |
|  |  |  |

PERFORMANCE GRADE AND TEMPERATURE RANGE DESIGNATORS

|  |  | Temperature Ran |  |
| :---: | :---: | :---: | :---: |
|  | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (Commercial) | $\begin{gathered} -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \text { (1) } \\ \text { (Industrial) } \end{gathered}$ | $\begin{gathered} -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ \text { (Military) } \end{gathered}$ |
| Increasing Parametric |  |  |  |
| Performance | H | A | R |
|  | $J$ | B | S |
|  | K | C (best) | T (best) |
|  | L (best) |  |  |

NOTE: (1) For some industrial products this may be $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## PACKAGE DESIGNATORS

| M | Metal (hermetic) | Q | Burr-Brown's Q program |
| :--- | :--- | :--- | :--- |
| P | Plastic DIP (nonhermetic) | QM or /QM | Burr-Brown's Q program with |
| G | Ceramic (hermetic or |  | Military Visual Criteria |
|  | nonhermetic) | BI or B | Burn-in |
| U | SOIC |  |  |
| N | PLCC |  |  |
| L | Ceramic Leadless Chip Carrier |  |  |
| D | Die |  |  |
| H | Ceramic hermetic |  |  |

## WHERE TO GO FROM HERE: BURR-BROWN SALES \& SERVICE

## GETTING TECHNICAL ASSISTANCE

We have a large and competent field sales force, backed up by an experienced staff of technical applications specialists. They are eager to assist you in selecting the right product for your application. This free service is available from our Tucson-based headquarters and all sales offices.

## GETTING PRODUCT DATA SHEETS AND OTHER TECHNICAL LITERATURE

Burr-Brown uses Product Data Sheets (PDSs) to describe its components. This Data Book is a compilation of PDSs for products recommended for new designs at the time of publication (1/89). You can receive individual PDSs for older products, new introductions, or revisions of existing products by contacting your local Burr-Brown salesperson or representative. See the listing on the inside back cover.

## HOW TO PLACE AN ORDER

You can place orders via telephone, FAX, mail, TWX, or TELEX with any authorized Burr-Brown field sales office, sales representative, or our headquarters in Tucson. A complete list of sales offices is on the inside back cover of this book. When placing an order, please provide complete information, including model number with all option designations, product description or name, quantity desired, and ship-to and bill-to addresses. This will help us serve you most efficiently.

## PRICES AND TERMS

Prices listed in this catalog are effective until March 31, 1989 and unless otherwise noted apply only to domestic U.S.A. customers. All other customers should contact their local Burr-Brown sales office for pricing. Prices and specifications are subject to change without notice.
For U.S.A. customers all prices are FOB Tucson, Arizona, U.S.A., in U.S. dollars. Applicable federal, state, and local taxes are extra. Terms are net 30 days.

## QUOTATIONS

Price quotations made by Burr-Brown or its authorized field sales representatives are valid for 30 days. Delivery quotations are subject to reconfirmation at the time of order placement.

## RETURNS AND WARRANTY SERVICE

When returning products for any reason, it is necessary to contact BurrBrown prior to shipping for authorization and shipping instructions. In the U.S.A., contact our Tucson headquarters. In other countries, contact your local Burr-Brown sales office or representative. Please ship returned units prepaid and supply the original purchase order number and date, along with an explanation of the malfunction. Upon receipt of the returned unit, Burr-Brown will verify the malfunction and will inform you of the warranty status, cost to repair or replace, credits, and status of replacement units where applicable.


## BURR-BROWN TECHNICAL LITERATURE

An extensive library of Burr-Brown technical literature is available to design engineers and others interested in using Burr-Brown components. Contact your local Burr-Brown salesperson or representative for the items you need. See the listing on the inside back cover.

## PRODUCT DATA SHEETS (PDSs)

Individual PDSs similar to those in this book are available. You may want to request a particular PDS to get the most recent version or to obtain information on products not featured here. This last group includes new products not introduced when this book was created and those listed in Other Products Still Available tables in the introductory material of each section.

## MILITARY PRODUCTS DATA BOOK

This publication covers the complete line of Burr-Brown military/high reliability components and die. Burr-Brown's Military Products Division facilities have been certified to both MIL-STD-976 and MIL-STD-1772. All product families are fully specified from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ with up to three performance grades at the /883B product assurance level. For more information, see page 14-5.
The Military Products Data Book will be available in Second Quarter 1989. To obtain a copy, contact your local Burr-Brown salesperson or representative. See the listing on the inside back cover.

## POWER SOURCES HANDBOOK

Burr-Brown offers a wide selection of power conversion products, all completely described in this useful book. In addition to containing detailed PDSs, it also has an extensive selection guide, a discussion of advanced reliability programs, a glossary of terms, and application notes for effective
use of these products. For more information, see pages 14-1 to 14-4.
The Power Sources Handbook will be available in early 1989. To obtain a copy, contact your local Burr-Brown salesperson or representative.

## RELIABILITY REPORTS

Burr-Brown performs extensive reliability evaluations of new products and processes. Copies of these reports are available from your local Burr-Brown salesperson or representative.

## APPLICATIONS HANDBOOK

This is a booklength collection of more than 50 Application Notes written by Burr-Brown's engineering staff. It offers practical, detailed information on the most popular components, such as those covered in this bookoperational amplifiers, isolation amplifiers, digital-to-analog converters, analog-to-digital converters, and more.

## UPDATE

Burr-Brown publishes this full-color supplement several times a year to keep our customers informed about new product developments, supporting literature, and applications.

## TECHNICAL BOOKS

Burr-Brown engineers, in cooperation with McGraw-Hill, have authored the world's most extensive and authoritative library dealing with the art of analog signal conditioning, conversion, and computation. These four hardbound books, described below, are respected and referenced throughout the international engineering community. They are available to you directly from Burr-Brown.

## FUNCTION CIRCUITS: Design and Applications

This volume is the first to cover the multifaceted area of analog function circuits. It explores in depth both the design theory and numerous applications for such analog functions as Multipliers, Dividers, Logarithmic Amplifiers, Exponentiators, RMS-to-DC Converters, and Active Filters. It also clearly shows how to specify and test these functions, which are increasingly becoming available in integrated circuit form. (more than 300 pages, 200 illustrations)

## OPERATIONAL AMPLIFIERS: Design and Applications

This pioneering work provides practical information you can directly apply to instrumentation design. It covers basic theory, test methods, amplifier design techniques, and applications. Part I discusses the design of operational amplifiers, offering insight into factors determining performance characteristics, and outlines techniques for their control. Part II presents a wide range of practical operational amplifier applications, and provides sufficient descriptions of operation to permit design adaptation from the specific circuits described. (more than 470 pages, 300 illustrations)

## APPLICATIONS OF OPERATIONAL AMPLIFIERS: Third Generation Techniques

The second volume of the Operational Amplifier series, this book is much more than just a collection of circuit or theoretical analysis. It also presents numerous applications of operational amplifiers in a variety of electronic equipment-specialized amplifiers, signal controls, processors, waveform generators, and special-purpose circuits. It is a storehouse of detailed, practical information, featuring numerous circuit diagrams, circuit values, pertinent design equations, error sources and test-based comments on the efficiency of the arrangements and devices. (more than 230 pages, 170 illustrations)

## DESIGNING WITH OPERATIONAL <br> AMPLIFIERS: Applications Alternatives

The latest volume of the Operational Amplifier series offers a wealth of innovative applications and circuit techniques that have recently been developed. Example applications include complete explanations of circuit operations, allowing you to efficiently develop further circuits. Practical limitations are also discussed, in addition to pertinent design equations that can be adapted to your specific requirements. (more than 270 pages, 200 illustrations)


## OPERATIONAL AMPLIFIERS

## APPLICATION GROUPS

Burr-Brown operational amplifiers are listed in eight applications groups described below. This helps you determine and select the best operational amplifier available for a design. Instrumentation amplifiers and isolation amplifiers are described in Sections 3 and 4 respectively.

## LOW DRIFT

Low drift operational amplifiers are best suited for applications where accuracy must be preserved over a substantial temperature range. These amplifiers are optimized to minimize the initial input offset voltage and input offset voltage change with temperature. Input offset drifts from $0.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ to $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ are available within this group.

## LOW BIAS CURRENT

Low bias current operational amplifiers consist of FET input designs. This group includes amplifiers with input bias currents from 0.01 pA to 50 pA . Applications with large feedback resistances or large source resistances (long time constants, integrators, current sources, etc.) and buffer applications will benefit by the use of low bias current amplifiers.

## LOW NOISE

This group contains low noise bipolar and FET input operational amplifiers. Burr-Brown units offer guaranteed noise spectral density, $100 \%$ tested. In applications such as low noise signal conditioning, light measurements, radiation measurements, photodiode circuits or low noise data acquisition, the fully characterized and tested voltage noise performance of these units allows the designer to truly bound noise errors.

## WIDEBAND

Wideband operational amplifiers have bandwidths greater than 5 MHz . This group also contains fast settling and high slew rate amplifiers. These amplifiers reduce phase errors at high frequencies and accurately reproduce complex waveforms. These amplifiers are well suited for pulse, video, fast settling, and multiplexing applications.

## HIGH VOLTAGE

Amplifiers in this group are designed to provide large output voltage swings and to operate on wide ranges of supply voltage. Output voltages from $\pm 10 \mathrm{~V}$ and $\pm 145 \mathrm{~V}$ (up to 290 V , single supply) are available in this applications group. These amplifiers provide good frequency response and performance in other parameters. Most models have electrically isolated packages and automatic thermal sensing and shutdown. All units have FET inputs to minimize bias current errors when the amplifier is used with the large resistances usually found with high-voltage amplifiers.

## HIGH CURRENT

These amplifiers provide output currents from $\pm 1 \mathrm{~A}$ to $\pm 10 \mathrm{~A}$. They are used with small load resistances, coax cable driving, and with power booster applications. Many units have self-contained thermal sensing and shutdown to automatically protect the amplifiers from overheating and damage. All of these units have electrically isolated packages.

## UNITY-GAIN BUFFER (POWER BOOSTER)

Unity-gain buffer amplifiers have a wide variety of applications. They are used to boost the output current capability of another amplifier, buffer an impedance that might load a critical circuit or to be an input impedance converter from an input that must not be loaded. These amplifiers may also be used inside the feedback loop of another operational amplifier to form a current-boosted composite amplifier.

## SPECIAL PURPOSE

Special purpose op amps provide features or performance that don't fit conventional categories. These include op amps specified for very wide temperature range and devices with switchable inputs.

## OPERATIONAL AMPLIFIERS SELECTION GUIDES

The following Selection Guides show parameters for the high grade. Refer to the Product Data Sheet for a full selection of grades. Models shown in boldface are new products introduced since publication of the previous BurrBrown IC Data Book.

## LOW DRIFT

Low offset voltage drift vs temperature performance in both FET and bipolar input types is obtained by our sophisticated drift compensation techniques. First, the drift is measured and then special laser trim techniques are used to minimize the drift and the initial offset voltage at $25^{\circ} \mathrm{C}$. Finally, "max drift" performance is retested for conformance with specifications.

LOW DRIFT $\left(\leq 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)$
Boldface $=$ NEW

| Description | Model | Offset Voltage, max |  | Bias Current ( $25^{\circ} \mathrm{C}$ ), max (nA) | Open <br> Loop <br> Gain, $\min$ (dB) | Frequency Response |  | Rated <br> Output, min |  | Temp Range ${ }^{(1)}$ | Pkg | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \text { Temp } \\ & \text { Drift, } \\ & \left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |  |  | Unity Galn (MHz) | Slew Rate (V/ $\mu \mathrm{s}$ ) |  |  |  |  |  |
| FET | OPA627M | 0.1 | 0.8 | 20 | 110 | 16 | 45 | 12 | 30 | Ind | TO-99 | 2-174 |
|  | OPA627P | 0.25 | 2 | 50 | 104 | 16 | 40 | 12 | 30 | Ind | DIP | 2-174 |
|  | OPA111M | 0.25 | 1 | $\pm 0.001$ | 120 | 2 | 2 | 11 | 5 | Ind | TO-99 | 2-55 |
| Wideband | OPA156M | 2 | 5 | 0.05 | 94 | 6 | 14 | 10 | 5 | Mil | TO-99 | 2-80 |
|  | OPA356M | 2 | 5 | 0.05 | 94 | 6 | 14 | 10 | 5 | Com | TO-99 | 2-80 |
|  | OPA602M | 0.25 | 2 | $\pm .001$ | 92 | 6.5 | 28 | 10 | 15 | Ind | TO-99 | 2-145 |
|  | OPA602P | 0.5 | 5 | $\pm .002$ | 88 | 6.5 | 24 | 10 | 15 | Ind | DIP | 2-145 |
|  | OPA606M | 0.5 | 5 | $\pm 0.01$ | 100 | 13 | 35 | 12 | 5 | Com | TO-99 | 2-158 |
| Dual FET | OPA2111M | 0.5 | 2.8 | $\pm 0.004$ | 114 | 2 | 2 | 11 | 5 | Ind | TO-99 | 2-195 |
|  | OPA2107P | 0.5 | 5 | 0.006 | 80 | 5 | 15 | 11 | 10 | Ind | DIP | 2-193 |
| Bipolar | OPA27J, Z | 0.025 | 50.6 | $\pm 40$ | 120 | 8 | $1.9{ }^{(3)}$ | 12 | 16.6 | Mil | $\begin{aligned} & \text { TO-99, } \\ & \text { DIP } \end{aligned}$ | 2-27 |
|  | OPA37J, Z | 0.025 | 50.6 | $\pm 40$ | 120 | $63^{(2)}$ | $11.9^{(3)}$ | 12 | 16.6 | Mil | TO-99, DIP | 2-27 |
|  | OPA27P | 0.100 | 01.8 | $\pm 80$ | 117 | 8 | $1.9^{(3)}$ | 12 | 16.6 | Com | DIP | 2-27 |
|  | OPA37P | 0.100 | -1.8 | $\pm 80$ | 117 | $63^{(2)}$ | $11.9{ }^{(3)}$ | 12 | 16.6 | Com | DIP | 2-27 |
| Low Power | OPA21Z | 0.1 | 1 | 25 | 120 | 0.3 | 0.2 | 13 | 5 | Ind | DIP | 2-21 |

NOTES: (1) Com $=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, $\mathrm{Ind}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Mil $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) Gain-bandwidth product for OPA37. $A_{v}=5 \mathrm{~min}$. (3) Typical.

## LOW BIAS CURRENT

Our many years of experience in designing, manufacturing and testing FET amplifiers give us unique abilities in providing low and ultra-low bias current op amps. These amplifiers offer bias currents as low as $75 \mathrm{fA}\left(75 \times 10^{-15} \mathrm{~A}\right)$ and voltage drift as low as $1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. With offset voltage laser-trimmed to as low as $250 \mu \mathrm{~V}$, the need for expensive trim pot adjustments is eliminated.

| Description | Model | Offset Voltage, max |  | Bias Current ( $25^{\circ} \mathrm{C}$ ), max (pA) | Open <br> Loop Gain, min (dB) | Frequency <br> Response |  | Rated Output, min |  | Temp <br> Range ${ }^{(1)}$ | Pkg | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \overline{\text { At }} \\ & 25^{\circ} \mathrm{C}, \\ & ( \pm \mathrm{mV}) \end{aligned}$ | $\begin{gathered} \text { Temp } \\ \text { Drift, } \\ \left( \pm \mu \mathbf{V} /{ }^{\circ} \mathrm{C}\right) \end{gathered}$ |  |  | Unity Gain <br> (MHz) | Slew <br> Rate <br> (V/ $\mu \mathrm{s}$ ) |  |  |  |  |  |
| FET | OPA111M | 0.25 | 1 | $\pm 1$ | 120 | 2 | 2 | 11 | 5 | Ind <br> (Continu | $\begin{array}{cc} \text { TO-99 } 2-55 \\ d \text { on next page.) } \end{array}$ |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Description | Model | Offset Voltage, max |  | Bias Current $\left(25^{\circ} \mathrm{C}\right)$, max (pA) | Open <br> Loop <br> Gain, $\min$ (dB) | Frequency Response |  |  |  | Temp Range ${ }^{(1)}$ | Pkg | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { At } \\ 25^{\circ} \mathrm{C}, \end{gathered}$ | Temp Drift, |  |  | Unity Gain | Slew <br> Rate | Ra <br> Outpu |  |  |  |  |
|  |  | $( \pm \mathrm{mV})$ | $\left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right)$ |  |  | (MHz) | (V/ $/ \mathrm{s}$ ) | ( $\pm$ V) | $( \pm m A)$ |  |  |  |
| FET | OPA627M | 0.1 | 0.8 | 20 | 110 | 16 | 45 | 12 | 30 | Ind | TO-99 | 2-174 |
|  | OPA627P | 0.25 | 2 | 50 | 104 | 16 | 40 | 12 | 30 | Ind | DIP | 2-174 |
| Low Noise | OPA101M | 0.25 | 5 | -10 | 94 | 10 | 6.5 | 12 | 12 | Ind | TO-99 | 2-43 |
|  | OPA102M | 0.25 | 5 | -10 | 94 | 40 | 14 | 12 | 12 | Ind | TO-99 | 2-43 |
| Ultra-Low | OPA128M | 0.5 | 5 | $\pm 0.075$ | 110 | 1 | 3 | 10 | 5 | Com | TO-99 | 2-72 |
| Bias Current | AD515H | 1 | 25 | 0.075 | 88 | 0.35 | 1 | 10 | 5 | Com | TO-99 | 2-13 |
| Dual FET | OPA2111M | 0.5 | 2.8 | $\pm 4$ | 114 | 2 | 2 | 11 | 5 | Ind | TO-99 | 2-195 |
|  | OPA2111P | 2 | 15 | $\pm 15$ | 106 | 2 | 2 | 11 | 5 | Com | DIP | 2-195 |
|  | OPA2107P | 0.5 | 5 | 6 | 80 | 5 | 15 | 11 | 10 | Ind | DIP | 2-193 |
| Quad FET | OPA404G | 0.75 | $3^{(2)}$ | $\pm 4$ | 92 | 6.4 | 35 | 12 | 5 | Ind | DIP | 2-94 |
|  | OPA404P | 2.5 | $5^{(2)}$ | $\pm 12$ | 88 | 6.4 | 35 | 11.5 | 5 | Com | DIP | 2-94 |
| Low Cost | OPA121M | 2 | 10 | $\pm 5$ | 110 | 2 | 2 | 11 | 5 | Com | TO-99 | 2-66 |
|  | OPA121P | 3 | 10 | $\pm 10$ | 106 | 2 | 2 | 11 | 5 | Com | DIP | 2-66 |
|  | OPA602M | 0.25 | 2 | 1 | 92 | 6.5 | 28 | 10 | 15 | Ind | TO-99 | 2-145 |
|  | OPA602P | 0.5 | 5 | 2 | 88 | 6.5 | 24 | 10 | 15 | Ind | TO-99 | 2-145 |
| Wideband | OPA606M | 0.5 | 5 | $\pm 10$ | 100 | 13 | 35 | 12 | 5 | Com | TO-99 | 2-145 |
|  | OPA606P | 3 | $10^{(2)}$ | $\pm 25$ | 90 | 12 | 30 | 11 | 5 | Com | DIP | 2-145 |

NOTES: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Mil $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) Typical.

## LOW NOISE

Now both FET and bipolar input op amps are offered with guaranteed low noise specifications. Until now the designer had to rely on "typical" specs for his demanding low noise designs. These fully characterized parts allow a truly complete error budget calculation.

| Descrip. | Model | Noise <br> Voltage <br> at 10 kHz , <br> max <br> ( $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ ) | Bias Current ( $25^{\circ} \mathrm{C}$ ), max (pA) |  |  | Open <br> Loop <br> Gain, <br> min <br> (dB) | Frequency Response |  | Rated Output, min |  | Temp Range ${ }^{(1)}$ | Pkg | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { Voltas } \\ & \frac{2 t}{} \\ & 25^{\circ} \mathrm{C} \\ & ( \pm \mathrm{mV}) \end{aligned}$ | $\begin{aligned} & \frac{\text { age, max }}{\text { Temp }} \\ & \text { Drift } \\ & \left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |  | Gain BW <br> ( MHz ) | Slew <br> Rate, <br> $\min$ <br> (V/ $\mu s$ ) |  |  |  |  |  |
| Bipolar | OPA27J, Z | 3.8 | $\pm 40 \mathrm{nA}$ | 0.025 | 0.6 | 120 | 8 | $1.9^{(2)}$ | 12 | 16.6 | Mil | TO-99, DIP | 2-27 |
|  | OPA37J, Z | 3.8 | $\pm 40 \mathrm{nA}$ | 0.025 | 0.6 | 120 | 63 | $11.9^{(2)}$ | 12 | 16.6 | Mil | TO-99, DIP | 2-27 |
| Wide | OPA101M | 8 | -10 | 0.25 | 5 | 94 | 20 | 5 | 12 | 12 | Ind | TO-99 | 2-43 |
| Bandwidth | OPA102M | 8 | -10 | 0.25 | 5 | 94 | 40 | 10 | 12 | 12 | Ind | TO-99 | 2-43 |
| FET | OPA111M | 8 | $\pm 1$ | 0.25 | 1 | 120 | 2 | 1 | 11 | 5 | Ind | TO-99 | 2-55 |
|  | OPA602M | $12^{(2)}$ | 1 | 0.25 | 2 | 92 | 6.5 | 28 | 10 | 15 | Ind | TO-99 | 2-145 |
|  |  |  |  |  |  |  |  |  |  |  | (Continued on next page.) |  |  |


| Descrip. | Model | Noise <br> Voltage at 10 kHz max ( $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ ) | Bias Current ( $25^{\circ} \mathrm{C}$ ), max (pA) | Offset Voltage, max |  | Open <br> Loop <br> Gain, <br> min <br> (dB) | Frequency Response |  | Rated Output, min |  | Temp Range ${ }^{(1)}$ | Pkg | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { Volta } \\ & \text { at } \\ & 25^{\circ} \mathrm{C} \\ & ( \pm \mathrm{mV}) \end{aligned}$ | $\begin{aligned} & \frac{\text { ge, } \max }{\text { Temp }} \\ & \text { Drift } \\ & \left( \pm \mu \mathbf{V} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |  | Gain BW (MHz) | Slew <br> Rate, <br> min <br> (V/ $\mu \mathrm{s}$ ) |  |  |  |  |  |
| FET | OPA627M | 5.4 | 20 | 0.1 | 0.8 | 110 | 16 | 45 | 12 | 30 | Ind | TO-99 | 2-174 |
|  | OPA627P | 6.2 | 50 | 0.25 | 2 | 104 | 16 | 40 | 12 | 30 | Ind | DIP | 2-174 |
| Low Cost | OPA27P | 4.5 | $\pm 80 \mathrm{nA}$ | 0.100 | 1.8 | 117 | 8 | $1.9{ }^{(2)}$ | 10 | 16.6 | Com | DIP | 2-27 |
|  | OPA37P | 4.5 | $\pm 80 \mathrm{nA}$ | 0.100 | 1.8 | 117 | 63 | $11.9^{(2)}$ | 10 | 16.6 | Com | DIP | 2-27 |
| Dual FET | OPA2111M | M 8 | $\pm 4$ | 0.5 | 2.8 | 114 | 2 | 1 | 11 | 5 | Ind | TO-99 | 2-195 |
|  | OPA2111P | $6^{(2)}$ | $\pm 15$ | 2 | 15 | 106 | 2 | 1 | 11 | 5 | Com | DIP | 2-195 |

NOTES: (1) Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Mil $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$. (2) Typical.

## UNITY-GAIN BUFFER (POWER BOOSTER)

These versatile amplifiers boost the ouput current capability of another amplifier; buffer an impedance that might load a critical circuit; and may be used inside the feedback loop of another op amp to form a current-boosted, composite amplifier. Currents as high as $\pm 200 \mathrm{~mA}$ are available with speeds of $2000 \mathrm{~V} / \mu \mathrm{s}$.

UNITY-GAIN BUFFER
Boldface $=$ NEW

| Description | Model | Rated Output, min |  | Frequency Responses |  |  | Gain <br> (V/V) | input Impedance ( $\Omega$ ) | Temp Range ${ }^{(1)}$ | Pkg | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -3dB | Full Power | Slew Rate |  |  |  |  |  |
|  |  | $( \pm \mathrm{V})$ | $( \pm m A)$ | (MHz) | (MHz) | (V/ $/ \mathrm{s}$ ) |  |  |  |  |  |
| High Performance | 3553AM | 10 | 200 | 300 | 32 | 2000 | $\approx 1$ | $10^{11}$ | Ind | TO-3 | 2-225 |
| Low Cost | OPA633H, P | 11 | 80 | 275 | 65 | 2500 | $\approx 1$ | $1.5 \times 10^{6}$ | Ind | TO-8, DIP | 2-176 |

NOTE: (1) Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## WIDE BANDWIDTH

Design expertise in wideband circuits combines with our fully developed technology to create cost-effective wideband op amps. Burr-Brown highspeed amplifiers also offer outstanding DC performance specifications.

## WIDE BANDWIDTH ( $\geq 5 \mathrm{MHz}$ )

| Descrip. | Model | Frequency Response |  |  |  |  |  | Offset Voltage, $\max$ |  | Open <br> Loop <br> Gain, <br> $\min$ <br> (dB) | Temp Range ${ }^{(1)}$ | Pkg | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Gain BW <br> (MHz) | Rate min ( $\mathrm{V} / \mu \mathrm{s}$ ) | $\begin{aligned} & \mathbf{t}_{\mathbf{S}} \\ & \pm 0.1 \% \\ & \text { (ns) } \end{aligned}$ | Comp | $\begin{array}{r} \mathbf{R e} \\ \text { Outp } \\ \hline( \pm V) \end{array}$ | $\begin{aligned} & \text { ted } \\ & \frac{\mathrm{t}, \mathrm{~min}}{( \pm \mathrm{mA})} \end{aligned}$ |  | $\begin{aligned} & \text { Temp } \\ & \text { Drift } \\ & \left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ |  |  |  |  |
| FET | OPA156M | 6 | 10 | $1.5 \mu \mathrm{~s}$ | int | 10 | 5 | 2 | 5 | 94 | Mil | TO-99 | 2-80 |
|  | OPA356M | 6 | 10 | $1.5 \mu \mathrm{~s}$ | int | 10 | 5 | 2 | 5 | 94 | Com | TO-99 | 2-80 |
|  |  |  |  |  |  |  |  |  |  |  | (Continued on next page.) |  |  |


| Descrip. | Model | Frequency Response |  |  |  |  |  | Offset Voltage, max |  | Open Loop |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Slew |  |  | Comp | Rated Output, min |  |  |  |  |  |  |  |
|  |  | Gain BW | Rate min | $\begin{gathered} \mathbf{t}_{\mathbf{S}} \\ \pm 0.1 \% \end{gathered}$ |  |  |  | $\overline{\text { At }}$ $25^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { Temp } \\ & \text { Drift } \\ & \left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right) \end{aligned}$ | Gain min | $\begin{array}{ll} \text { n } & \text { Temp } \\ \text { 3) } & \text { Range }^{(1)} \end{array}$ | (1) Pkg | Page |
|  |  | (MHz) | (V/ $/ \mathrm{s}$ ) | ( ns ) |  | ( $\pm$ V) | $( \pm \mathrm{mA})$ | $( \pm \mathrm{mV})$ |  | (dB) |  |  |  |
| FET | OPA602M | 6.5 | 28 | 600 | int | 10 | 15 | 0.25 | 2 | 92 | Ind | TO-99 | 2-145 |
|  | OPA602P | 6.5 | 24 | 600 | int | 10 | 15 | 0.5 | 5 | 88 | Ind | TO-99 | 2-145 |
| (Dual) | OPA2107 | 5 | 15 | $1 \mu s$ | int | 11 | 10 | 0.5 | 5 | 80 | Ind | DIP | 2-193 |
|  | OPA605C | $\begin{aligned} & 200, \\ & A=1000 \end{aligned}$ | $300{ }^{(3)}$ | 300 | ext | 10 | 30 | 0.5 | 5 | $96^{(3)}$ | Ind | DIP | 2-152 |
|  | OPA606M | 13 | 25 | $1 \mu s$ | int | 12 | 5 | 0.5 | $5^{(2)}$ | 100 | Com | TO-99 | 2-158 |
|  | OPA606P | 12 | 20 | $1 \mu \mathrm{~s}$ | int | 11 | 5 | 3 | $10^{(2)}$ | 90 | Com | TO-99 | 2-158 |
|  | OPA627M | 16 | 45 | 400 | int | 12 | 30 | 0.1 | 0.8 | 110 | Ind | TO-99 | 2-174 |
|  | OPA627P | 16 | 40 | 400 | int | 12 | 30 | 0.25 | 2 | 104 | Ind | DIP | 2-174 |
|  | 3554M | $\begin{aligned} & 1700, \\ & A=1000 \end{aligned}$ | 1000 | 120 | ext | 10 | 100 | 1 | 15 | 100 | Ind | TO-3 | 2-229 |
|  | 3551 | $\begin{aligned} & 50, \\ & A=10 \end{aligned}$ | 250 | 400 | ext | 10 | 10 | 1 | $50^{(2)}$ | 88 | Com | TO-99 | 2-221 |
|  | 3550 | $\begin{aligned} & 20, \\ & A=1 \end{aligned}$ | 100 | 400 | int | 10 | 10 | 1 | $50^{(2)}$ | 88 | Com | TO-99 | 2-217 |
| Bipolar | 3508 | $\begin{aligned} & 100, \\ & A=100 \end{aligned}$ | 20 | - | ext | 10 | 10 | 5 | $30^{(2)}$ | 98 | Com | TO-99 | 2-215 |
|  | 3507 | $\begin{aligned} & 20, \\ & A=10 \end{aligned}$ | 80 | 200 | ext | 10 | 10 | 10 , | $30^{(2)}$ | 83 | Com | TO-99 | 2-213 |
| Quad FET | OPA404G | 6.4 | 28 | 600 | int | 11.5 | 5 | 0.75 | $3^{(2)}$ | 92 | Ind | DIP | 2-94 |
|  | OPA404P | 6.4 | 24 | 600 | int | 11.5 | 5 | 2.5 | $5{ }^{(2)}$ | 88 | Com | DIP | 2-94 |
| Low Noise | OPȦ27 | $8, A=1$ | $1.9{ }^{(2)}$ | - | int ${ }^{(3)}$ | 12 | 16.6 | 0.025 | 0.6 | 120 | Mil TO | -99, DIP | 2-27 |
| Bipolar | OPA37 | $63, A=5$ | $11.9^{(2)}$ | - | int ${ }^{(3)}$ | 12 | 16.6 | 0.025 | 0.6 | 120 | Mil TO | -99, DIP | 2-27 |
| Low Noise FET | OPA101M | $\begin{aligned} & 20, \\ & A=100 \end{aligned}$ | 5 | $2.5 \mu \mathrm{~s}$ | int | 12 | 12 | 0.25 | 5 | 94 | Ind | TO-99 | 2-43 |
|  | OPA102M | $\begin{aligned} & 40, \\ & A=100 \end{aligned}$ | 10 | $1.5 \mu \mathrm{~s}$ | int | 12 | 12 | 0.25 | 5 | 94 | Ind | TO-99 | 2-43 |
| Fast Settling | OPA600M | $\begin{aligned} & 5000, \\ & A=1000 \end{aligned}$ | 500 | 80 | ext | 9 | 180 | 4 | 40 | 86 | Ind | DIP | 2-137 |
| Very Fast | OPA620 | 170 | $200^{(2)}$ | 10 | int | 2.7 | $150^{(2)}$ | 0.5 | $5^{(2)}$ | 55 C | Com, Mil | DIP | 2-166 |
| Settling Precision | OPA621 | $\begin{aligned} & 250, \\ & A=10 \end{aligned}$ | $1000{ }^{(2)}$ |  | ext | 2.7 | $150^{(2)}$ | 0.5 | $5^{(2)}$ | 55 | Com, Mil | DIP | 2-170 |
| Very Fast Settling | OPA675G | $\begin{aligned} & 3000, \\ & A=16 \end{aligned}$ | 200 | 15 | ext | 2.1 | 30 | 1 | 5 | 65 C | Com, Mil | DIP | 2-186 |
| Switched Input | OPA676G | $\begin{aligned} & 3000, \\ & A=16 \end{aligned}$ | 200 | 15 | ext | 2.1 | 30 | 1 | 5 | 65 C | Com, Mil | DIP | 2-186 |
| Low Cost | OPA27P | $8, A=1$ | $1.9{ }^{(2)}$ | - | int | 12 | 16.6 | 0.100 | 1.8 | 117 | Com | DIP | 2-27 |
|  | OPA37P | $\begin{aligned} & 63, \\ & A=5 \end{aligned}$ | $11.9^{(2)}$ |  | int ${ }^{(3)}$ | 12 | 16.6 | 0.100 | 1.8 | 117 | Com | DIP | 2-27 |
| Wide | OPA11HT | 12,A=1 | 4 | $1.5 \mu \mathrm{~s}$ | ext | 10 | 15 | $5^{(2)}$ | 5 | $98-5$ | $-55 /+200^{\circ} \mathrm{C}$ | TO-99 | 2-17 |
| Temp Range | OPA27HT | $6, A=1$ | 1.9 | - | int | 12 | $16.6{ }^{(2)}$ | 0.050 | $0.25^{(2)}$ | 120 | $-55 /+200^{\circ} \mathrm{C}$ | C TO-99 | 2-39 |

NOTES: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, $\mathrm{Mil}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) Typical. (3) $\mathrm{G}=5 \mathrm{~min}$. for OPA37.

| Description | Model |  |  | Offset Voltage, max |  | Bias <br> Current $\left(25^{\circ} \mathrm{C}\right)$, max (pA) | Frequency Response |  | Open <br> Loop <br> Gain <br> (dB) | Temp Range ${ }^{(1)}$ | Pkg | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Rated Output, min |  | $\begin{aligned} & \overline{\mathrm{At}} \\ & 25^{\circ} \mathrm{C} \end{aligned}$ | Temp |  | Unity Gain | Slew <br> Rate |  |  |  |  |
|  |  | $( \pm \mathrm{V})$ | $( \pm \mathrm{mA})$ | $( \pm \mathrm{mV})$ | $\left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right)$ |  | (MHz) | (V/ $/ \mathrm{s}$ ) |  |  |  |  |
| High Power | OPA501M | 26 | 10A | 5 | 40 | 20 nA | 1 | 1.35 | 98 | Ind | TO-3 | 2-109 |
|  | OPA511M | 22 | 5A | 10 | 65 | 40 | 1 | 1 | 91 | Ind | TO-3 | 2-117 |
|  | OPA512BM | 35 | 10A | 6 | 65 | 30 | 4 | 2.5 | 110 | Ind | TO-3 | 2-122 |
|  | OPA512SM | 35 | 15A | 3 | 40 | 20 | 4 | 2.5 | 110 | Mil | TO-3 | 2-122 |
|  | OPA541M | 35 | 5A | 1 | 30 | 50 | 1.6 | 8 | 90 | Ind | TO-3 | 2-127 |
| (Dual) | OPA2541M | 35 | 5A | 1 | 30 | 50 | 1.6 | 8 | 90 | Ind | TO-3 | 2-205 |
|  | OPA550 | 35 | 2A | 1 | 30 | 50 | 3 | 15 | 90 | Ind | TO-220 | 2-135 |
|  | 3573M | 20 | $2 A^{(4)}$ | 10 | 65 | 40nA | 1 | 2.6 | 94 | Ind | TO-3 | 2-243 |
|  | 3572M | 30 | $2 \mathrm{~A}^{(4)}$ | 2 | 40 | 100 | 0.5 | 3 | 94 | Ind | TO-3 | 2-237 |
|  | 3571M | 30 | $1 \mathrm{~A}^{(3)}$ | 2 | 40 | 100 | 0.5 | 3 | 94 | Ind | TO-3 | 2-237 |
| Wideband | 3554M | 10 | 100 | 1 | 15 | 50 | $1700^{(2)}$ | 1200 | 100 | Ind | TO-3 | 2-229 |
| High Voltage | 3584M | 145 | 15 | 3 | 25 | 20 | $20^{(2)}$ | 150 | 126 | Com | TO-3 | 2-255 |
|  | 3583M | 140 | 75 | 3 | 25 | 20 | 5 | 30 | 118 | Ind | TO-3 | 2-251 |
|  | 3582 | 145 | 15 | 3 | 25 | 20 | 5 | 20 | 118 | Com | TO-3 | 2-247 |
|  | 3581 | 70 | 30 | 3 | 25 | 20 | 5 | 20 | 112 | Com | TO-3 | 2-247 |
|  | 3580 | 30 | 60 | 10 | 30 | 50 | 5 | 15 | 106 | Com | TO-3 | 2-247 |
|  | OPA445BM | 35 | 15 | 3 | 10 | 50 | 2 | 10 | 100 | Ind | TO-99 | 2-104 |
| Buffer | 3553M | 10 | 200 | 50 | $300{ }^{(5)}$ | 200 | 300 | 2000 | NA | Ind | TO-3 | 2-225 |
|  | OPA633 | 11 | 80 | 15 | $33^{(5)}$ | $35 \mu \mathrm{~A}$ | $275{ }^{(5)}$ | 2500 | NA | Ind | TO-8, DIP | 2-176 |

NOTES: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Mil $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) Gain-bandwidth product. (3) 2 A peak. (4) 5A peak. (5) Typical.

## SPECIAL PURPOSE

These op amps offer specialized performance or function, including devices with wide temperature range, low quiescent current, and switched inputs.

| SPECIAL PURPOSE |  |  |  |  |  |  |  |  |  | Boldface $=$ NEW |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Description | Model | Offset Voltage, max |  | Bias Current $\left(25^{\circ} \mathrm{C}\right)$, max ( nA ) | Open Loop Gain, min (dB) | Frequency Response |  | Rated Output, min |  | Temp Range ${ }^{(1)}$ | Pkg | Page |
|  |  | $\begin{aligned} & \text { At } \\ & 25^{\circ} \mathrm{C}, \\ & ( \pm \mathrm{mV}) \end{aligned}$ | $\begin{gathered} \text { Temp } \\ \text { Drift, } \\ \left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right) \end{gathered}$ |  |  | Unity Gain <br> (MHz) | Slew Rate (V/ $\mu \mathrm{s}$ ) |  |  |  |  |  |
| Low Power | OPA21Z | 0.1 | 1 | 25 | 120 | 0.3 | 0.2 | 13.7 | 1.4 | Ind | DIP | 2-21 |
| Switchable Input | OPA201G | 0.1 | 1 | 25 | 120 | 0.5 | 0.1 | 13.5 | 5 | Com | DIP | 2-86 |
| Very Fast | OPA675G | 1 | 5 | $35 \mu \mathrm{~A}$ | 65 | $185{ }^{(3)}$ | 350 | 2.1 | 30 | Com, Mil | DIP | 2-186 |
| Settling | OPA676G | 1 | 5 | $35 \mu \mathrm{~A}$ | 65 | $185{ }^{(3)}$ | 350 | 2.1 | 30 | Com, Mil | DIP | 2-186 |
| Wide Temp Range | OPA11HT | 5 | $5^{(2)}$ | $\pm 25$ | 94 | 12 | 7 | 10 | 15 | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to } \\ & +175^{\circ} \mathrm{C} \end{aligned}$ | TO-99 | 2-17 |
|  | OPA27HT | 0.05 | $0.25^{(2)}$ | $1 \mu \mathrm{~A}$ | 120 | 6 | 1.9 | 12 | $16^{(2)}$ | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to } \\ & +200^{\circ} \mathrm{C} \end{aligned}$ | TO-99 | 2-39 |

NOTES: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Mil $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) Typical. (3) -3 dB BW at Gain of $+10 \mathrm{~V} / \mathrm{V}$.

MODELS STILL AVAILABLE BUT NOT FEATURED IN THIS BOOK

| Model | Description | Recommended <br> Newer Model | Equivalency ${ }^{(1)}$ |
| :--- | :--- | :--- | :--- |
| $3329 / 03$ | Hybrid Power Booster | OPA633 | F/E |
| 3500 | Low Bias Current Op Amp | OPA27 | F/E |
| 3501 | Low Bias Current Op Amp | OPA111 | P/P |
| 3510 | Low Drift Op Amp | OPA27 | F/E |
| 3521 | Low Drift Op Amp | OPA111 | P/P |
| 3522 | Low Drift Op Amp | OPA111 | P/P |
| 3523 | Low Bias Current Op Amp | OPA128 | P/P |
| 3527 | Low Drift FET Op Amp | OPA111 | P/P |
| 3528 | Low Bias Current Op Amp | OPA128 | P/P |
| 3542 | FET Input Op Amp | OPA121(2) | P/P |
| OPA37HT | Wide Temp Op Amp | OPA11HT | P/P |
| OPA103 | Low Bias Current Op Amp | OPA128 | P/P |
| OPA104 | Low Bias Current Op Amp | OPA128 | P/P |
| DEM102 | Demo Kit for ISO102 |  |  |
| DEM106 | Demo Kit for ISO106 |  |  |

NOTES: (1) $P / P=$ Pin for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function, very similar performance, but not pin for pin. $\mathrm{C} / \mathrm{P}=$ Closest Part. Similar function, similar performance, but significant differences exist. (2) Supply Range for OPA121 is $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ (instead of $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ ).

## OPERATIONAL AMPLIFIERS GLOSSARY

## COMMON-MODE INPUT IMPEDANCE

Effective impedance (resistance in parallel with capacitance) between either input of an amplifier and its common, or ground terminal.

## COMMON-MODE REJECTION (CMR)

When both inputs of a differential amplifier experience the same commonmode voltage (CMV), the output should, ideally, be unaffected. CMR is the ratio of the common-mode input voltage change to the differential input voltage (error voltage) which produces the same output change.

$$
\text { CMR (in dB) }=20 \log _{10} \text { CMV/Error Voltage }
$$

Thus a CMR of 80 dB means that 1 V of common-mode voltage will cause an error of $100 \mu \mathrm{~V}$ (referred to input).

## COMMON-MODE VOLTAGE (CMV)

That portion of an input signal common to both inputs of a differential amplifier. Mathematically it is defined as the average of the signals at the two inputs:

$$
C M V=\left(e_{1}+e_{2}\right) / 2
$$

## COMMON-MODE VOLTAGE GAIN

Ratio of the output signal voltage (ideally zero) to the common-mode input signal voltage.

## COMMON-MODE VOLTAGE RANGE

Range of input voltage for linear, nonsaturated operation.

## DIFFERENTIAL INPUT IMPEDANCE

Apparent impedance, resistance in parallel with capacitance, between the two input terminals.

## FULL POWER FREQUENCY RESPONSE

Maximum frequency at which a device can supply its peak-to-peak rated output voltage and current, without introducing significant distortion.

## GAIN-BANDWIDTH PRODUCT

Product of small signal, open-loop gain and frequency at that gain.

## INPUT BIAS CURRENT

DC input current required at each input of an amplifier to provide zero output voltage when the input signal and input offset voltage are zero. The specified maximum is for each input.

## INPUT BIAS CURRENT vs SUPPLY VOLTAGE

Sensitivity of input bias current to power supply voltages.

## INPUT BIAS CURRENT vs TEMPERATURE

Sensitivity of input bias current to temperature.

## INPUT CURRENT NOISE

Input current that would produce, at the output of a noiseless amplifier, the same output as that produced by the inherent noise generated internally in the amplifier when the source resistances are large.

## INPUT OFFSET CURRENT

Difference of the two input bias currents of a differential amplifier.

## INPUT OFFSET VOLTAGE

DC input voltage required to provide zero voltage at the output of an amplifier when the input signal and input bias currents are zero.

## INPUT OFFSET VOLTAGE vs SUPPLY VOLTAGE (PSR)

Sensitivity of input offset voltage to the power supply voltages. Both power supply voltages are changed in the same direction and magnitude over the operating voltage range.

## INPUT OFFSET VOLTAGE vs TEMPERATURE (DRIFT)

Rate of change of input offset voltage with temperature. At Burr-Brown, this is the change in input offset voltage from $+25^{\circ} \mathrm{C}$ to the maximum specification temperature, plus the change in input offset voltage from $+25^{\circ} \mathrm{C}$ to the minimum specification temperature, this quantity is divided by the specified temperature range.

## INPUT OFFSET VOLTAGE vs TIME

The sensitivity of input offset voltage to time.

## INPUT VOLTAGE NOISE

Differential input voltage that would produce, at the output of a noiseless
amplifier, the same output as that produced by the inherent noise generated internally in the amplifier when the source resistances are small.

## MAXIMUM SAFE INPUT VOLTAGE

Maximum voltage that may be applied at, or between, the inputs without damage.

## OPEN-LOOP GAIN

Ratio of the output signal voltage to the differential input signal voltage.

## OPERATING TEMPERATURE RANGE

Temperature range over which the amplifier may be safely operated.

## OUTPUT RESISTANCE

Open-loop output source resistance with respect to ground.

## POWER SUPPLY RATED VOLTAGE

Normal value of power supply voltage at which the amplifier is designed to operate.

## POWERSUPPLYVOLTAGERANGE

Range of power supply voltage over which the amplifier may be safely operated.

## QUIESCENT CURRENT

Current required from the power supply to operate the amplifier with no load and with the output at zero volts.

## RATED OUTPUT

Peak output voltage and current that can be continuously, simultaneously supplied.

## SETTLING TIME

Time required, after application of a step input signal, for the output voltage to settle and remain within a specified error band around the final value.

## SLEW RATE

Maximum rate of change of the output voltage when supplying rated output current.

## SPECIFICATION TEMPERATURE RANGE

Temperature range over which "versus temperature" specifications are specified.

## STORAGE TEMPERATURE RANGE

Temperature range over which the amplifier may be safely stored, unpowered.

UNITY-GAIN FREQUENCY RESPONSE
Frequency at which the open-loop gain becomes unity.

## BURR－BROWN®



AD515

## FET－Input Electrometer OPERATIONAL AMPLIFIER

## FEATURES

－ULTRA－LOW BIAS CURRENT：0．075pA max
－LOW POWER：1．5mA max
－LOW OFFSET：1mV max
－LOW DRIFT： $15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
－LOW COST
－REPLACES ANALOG DEVICES AD515

## DESCRIPTION

The Burr－Brown AD515 is a monolithic pin－for－pin replacement for the hybrid Analog Devices AD515 ultra－low bias current operational amplifier．

Laser－trimmed offset voltage and very－low bias current are important features of this popular amplifier．Monolithic construction allows lower cost and higher reliability than hybrid designs．

The AD515 is available in three electrical grades；all are specified over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and supplied in a TO－99 hermetic package．

## APPLICATIONS

－pH SENSORS
－INTEGRATORS
－TEST EQUIPMENT
－ELECTRO－OPTICS
－CHARGE AMPLIFIERS
－GAS DETECTORS


## SPECIFICATIONS

## ELECTRICAL

At $V_{C C}= \pm 15 V D C$ and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted Pin 8 connected to ground

| PARAMETER | CONDITIONS | AD515J |  |  | AD515K |  |  | AD515L |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gaın ${ }^{(1)}$ | $\begin{gathered} \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \end{gathered}$ <br> $T_{\text {min }}$ to $T_{\text {max }}$, $R_{L}=2 k$ | $\begin{aligned} & 20 \mathrm{k} \\ & 40 \mathrm{k} \\ & \\ & 15 \mathrm{k} \end{aligned}$ |  |  | $\begin{gathered} 40 \mathrm{k} \\ 100 \mathrm{k} \\ \mathrm{k} \end{gathered}$ |  |  | $\begin{aligned} & 25 \mathrm{k} \\ & 50 \mathrm{k} \\ & 25 \mathrm{k} \end{aligned}$ |  |  | V/V V/V V/V |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Voltage Output } R_{L}=2 \mathrm{k} \Omega \\ & R_{L}=10 \mathrm{k} \Omega \end{aligned}$ <br> Load Capacitance Stability Short Circuit Current | $T_{\text {min }}$ to $T_{\text {max }}$ $T_{\text {min }}$ to $T_{\text {max }}$ Gaın $=+1$ | $\begin{gathered} \pm 10 \\ \pm 12 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 13 \\ 1000 \\ 25 \end{gathered}$ | 50 |  | * | * |  | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |  |  |  |
| Unity Gain, Small Signal Full Power Response <br> Slew Rate <br> Overload Recovery | $\begin{gathered} 20 \mathrm{~V} p-\mathrm{p}, \\ R_{\mathrm{L}}=2 \mathrm{k} \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \\ R_{\mathrm{L}}=2 \mathrm{k}, \\ \text { Gaın }=-1 \\ \text { Gain }=-1 \end{gathered}$ | 5 $03$ | $\begin{aligned} & 350 \\ & 16 \\ & \\ & 10 \\ & 16 \end{aligned}$ | 100 |  |  | * |  |  | * | kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ $\mu \mathrm{S}$ |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| OFFSET VOLTAGE ${ }^{(2)}$ <br> Input Offset Voltage <br> Average Drift <br> Supply Rejection | $\mathrm{V}_{\mathrm{CM}}=\mathrm{OVDC}$ <br> $T_{\text {min }}$ to $T_{\text {max }}$ <br> $T_{\text {min }}$ to $T_{\text {max }}$ | 68 | $\begin{aligned} & 04 \\ & 86 \\ & 50 \end{aligned}$ | $\begin{array}{r} 30 \\ 50 \\ 400 \end{array}$ | 80 | * | $\begin{array}{r} 10 \\ 15 \\ 100 \end{array}$ | 74 | * | $\begin{aligned} & 10 \\ & 25 \\ & 200 \end{aligned}$ | $\begin{gathered} m \mathrm{~V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| BIAS CURRENT ${ }^{(2)}$ <br> Input Bias Current Either Input | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  |  | 300 |  |  | 150 |  |  | 75 | fA |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13} \\| 16 \\ & 10^{15} \\| 08 \end{aligned}$ |  |  | * |  |  | * |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| VOLTAGE RANGE ${ }^{(3)}$ <br> Differential Input Range Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 20 \\ \pm 10 \\ 66 \end{gathered}$ | $\begin{gathered} \pm 11 \\ 94 \end{gathered}$ |  | $*$ $*$ 80 | * |  | $*$ $*$ 70 | * |  | $\begin{gathered} V \\ v \\ d B \end{gathered}$ |
| NOISE <br> Voltage 01 Hz to 10 Hz <br> $\mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz}$ <br> $\mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz}$ <br> $\mathrm{f}_{\mathrm{o}}=1 \mathrm{kHz}$ <br> Current 01 Hz to 10 Hz <br> $\mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz}$ to 10 kHz |  |  | $\begin{gathered} 40 \\ 75 \\ 55 \\ 50 \\ 0003 \\ 000 \end{gathered}$ |  |  | $*$ $*$ $*$ $*$ $*$ |  |  | $*$ $*$ $*$ $*$ $*$ | . | $\mu \vee \mathrm{p}-\mathrm{p}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{H z}$ <br> pA p-p <br> pA rms |

## POWER SUPPLY

| Rated Voltage Voltage Range, Derated Performance Current, Quiescent | $10=0 \mathrm{mADC}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 08 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 15 \end{gathered}$ | * |  | * | * |  | * | VDC <br> VDC <br> mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification Range Storage | Ambient temp Ambient temp | $\begin{gathered} 0 \\ -65 \\ \hline \end{gathered}$ |  | $\begin{aligned} & +70 \\ & +150 \end{aligned}$ | * |  | * | * |  | * | $\circ$ |

* Specification same as AD515J

NOTES (1) With or without nulling of $V_{O S}$ (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up (3) If it is possible for the input voltage to exceed the supply voltage, a series protection resistor should be added to limit input current to 05 mA The input devices can withstand overload currents of 03 mA indefinitely without damage

## ABSOLUTE MAXIMUM RATINGS

ORDERING INFORMATION


## CONNECTION DIAGRAM



| Supply | $\pm 18 \mathrm{VDC}$ |
| :---: | :---: |
| Internal Power Dissipation ${ }^{(1)}$ | 500 mW |
| Differential Input Voltage ${ }^{(2)}$ | $\pm 36 \mathrm{VDC}$ |
| Input Voltage Range ${ }^{(2)}$ | $\pm 18 \mathrm{VDC}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operatıng Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 s | . . . . . . . $+300^{\circ} \mathrm{C}$ |
| Output Short Circuit Duration ${ }^{(3)}$ | Continuous |
| Junction Temperature. | ..... $+175^{\circ} \mathrm{C}$ |

## MECHANICAL



## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ unless otherwise noted


OPEN-LOOP FREQUENCY RESPONSE



## APPLICATIONS INFORMATION

OFFSET VOLTAGE ADJUSTMENT


FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

The AD515 requires input protection only if the source is not current limited. Limiting input current to 0.5 mA with a series resistor is recommended when input voltage exceeds supply voltage.
Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.
Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.


Leakage currents across printed circuit boards can easily exceed the bias current of the AD515. To avoid leakage problems, it is recommended that the signal input lead of the AD515 be wired to a Teflon standoff. If the lead is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout.

A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential. The amplifier case should be connected to any input shield or guard via pin 8 . This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 2).


FIGURE 2. Connection of Input Guard.

# Wide Temperature-Range General Purpose OPERATIONAL AMPLIFIER 

## FEATURES

- $-55^{\circ} \mathrm{C}$ TO $+175^{\circ} \mathrm{C}$ SPECIFICATIONS
- 30nA max, INPUT bIAS CURRENT AT $+175^{\circ} \mathrm{C}$
$- \pm 6 \mathrm{mV}$, MAX, IMPUT OFFSET VOLTAGE AT $+175^{\circ} \mathrm{C}$
- $\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ TYP, INPUT OFFSET VOLTAGE COEFFICIENT
- 12MHz BANDWIDTH, TYPICAL
- hermetic package with standard pinout
(741-TYPE)


## DESCRIPTION

These specifications give you a versatile operational amplifier that will work in circuits that are subjected to extremely wide temperature ranges. Typical applications for OPA11HT include general purpose gain blocks, high-speed pulse amplifiers, audio amplifiers, high-frequency active filters, high-speed integrators, and photodiode amplifiers.

You're assured of this product's performance over the $-55^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$ range because we conduct $100 \%$ screening procedures in accordance with MIL-STD883 , method 5004, class B. Burn-in is performed at $200^{\circ} \mathrm{C}$. Our sample and inspection procedures include both destructive and nondestructive bonding wire
pull tests in accordance with Method 2011 of MIL-STD-883. The product is assembled in a clean-room environment.
Model OPAIIHT is internally compensated for stability at all gains. Pins are available for special tailoring of the bandwidth compensation. Significant advantages in high gain, wide bandwidth, low-bias current, high output current and high commonmode rejection are provided by OPAllHT. Inputs are protected against common-mode voltages up to the value of the power supplies while the output is current limited to offer short circuited protection. TO-99 hermetic package has standard 741-type pinout arrangement.

## SPECIFICATIONS

## ELECTRICAL

Specifications at $\pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+175^{\circ} \mathrm{C}$ unless otherwise noted

| MODEL | OPA11HT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CHARACTERISTIC | SYMBOL | MIN | TYP | MAX | UNIT |
| OPEN LOOP GAIN, DC, single-ended | Av |  |  |  |  |
| No load |  |  | 103 |  | dB |
| $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |  | 94 | 100 |  | dB |
| RATED OUTPUT |  |  |  |  |  |
| Voltage, $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | Vom | $\pm 10$ | $\pm 12$ |  | V |
| Current ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) | Iom | $\pm 15$ | $\pm 23$ |  | mA |
| DYNAMIC RESPONSE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) |  |  |  |  |  |
| Small-Signal Bandwidth (0dB) |  |  | 12 |  | MHz |
| Full-Power Bandwidth $V_{\text {Out }}= \pm 10 \mathrm{~V}$ | BW fp | 50 | 75 |  | kHz |
| Slew Rate $\} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | SR | 4 | 7 |  | $\mathrm{V} / \mu \mathrm{sec}$ |
| Setting Time (0.1\%) |  |  | 1.5 |  | $\mu \mathrm{sec}$ |
| Rise Time ( $10 \%$ to $90 \%$, small-signal) |  |  | 30 |  | nsec |
| INPUT OFFSET VOLTAGE |  |  |  |  |  |
| Initial (without adj at $25^{\circ} \mathrm{C}$ ) |  |  | $\pm 1$ | $\pm 5$ | mV |
| Over Temperature |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{A}}=+175^{\circ} \mathrm{C}$ |  |  |  | $\pm 6$ | mV |
| $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  |  | $\pm 7$ | mV |
| Average $\mathrm{V}_{10}$ coefficient |  |  | $\pm 5$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average $V_{10}$ coefficient vs supply voltage ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ) |  |  |  | $\pm 200$ | $\mu \mathrm{V} / \mathrm{V}$ |
| INPUT BIAS CURRENT |  |  |  |  |  |
| Initial at $+25^{\circ} \mathrm{C}$ |  |  | $\pm 10$ | $\pm 25$ | nA |
| Over Temperature |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{A}}=+175^{\circ} \mathrm{C}$ |  |  |  | $\pm 30$ | nA |
| $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  |  | $\pm 40$ | nA |
| Average lib coefficient |  |  | $\pm 01$ |  | $n A /{ }^{\circ} \mathrm{C}$ |
| INPUT DIFFERENCE CURRENT |  |  |  |  |  |
| Initial at $+25^{\circ} \mathrm{C}$ |  |  | $\pm 10$ | $\pm 25$ | nA |
| Over Temperature |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{A}}=+175^{\circ} \mathrm{C}$ |  |  |  | $\pm 30$ | nA |
| $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |  |  |  | $\pm 40$ | nA |
| Average $I_{10}$ coefficient |  |  | $\pm 01$ |  | $n A /{ }^{\circ} \mathrm{C}$ |
| INPUT IMPEDANCE ( $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ ) |  |  |  |  |  |
| Differential | $r_{1}$ | 100 | 300 |  | M $\Omega$ |
|  | $c_{1}$ |  | 3 |  | pF |
| Common Mode | $\mathrm{r}_{1}(\mathrm{CM})$ |  | 1000 |  | $\mathrm{M} \Omega$ |
|  | $c_{1}(C M)$ |  | 3 |  | pF |
| INPUT VOLTAGE RANGE |  |  |  |  |  |
| Common Mode |  |  |  | $\pm 11$ | V |
| Differential Mode |  |  |  | $\pm 12$ | V |
| Common-Mode Rejection | CMR | 80 | 100 |  | dB |
| Over Temperature ( $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{A} \leqslant+175^{\circ} \mathrm{C}$ ) |  |  | 100 |  | dB |
| POWER SUPPLY ( $T_{A}=25^{\circ} \mathrm{C}$ ) |  |  |  |  |  |
| Rated Voltage | Vcc |  |  | $\pm 15$ | V |
| Voltage Range, derated |  |  | $\pm 8$ to $\pm 22$ |  | V |
| Current, quiescent | 19 |  | $\pm 3$ | $\pm 3.7$ | mA |
| Over Temperature ( $-55^{\circ} \mathrm{C} \leqslant \mathrm{T}_{A} \leqslant+175^{\circ} \mathrm{C}$ ) |  |  | $\pm 3$ |  | mA |
| Power Supply Rejection <br> Ratıo ( $T_{A}=+175^{\circ} \mathrm{C}$ ) | PS rrr | 80 | 100 |  | dB |
| TEMPERATURE RANGE |  |  |  |  |  |
| Specification | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+175^{\circ} \mathrm{C}$ |  |  |  |  |
| Operatıng | $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+200^{\circ} \mathrm{C}$ |  |  |  |  |
| Storage | $-65^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+250^{\circ} \mathrm{C}$ |  |  |  |  |

## MECHANICAL

TO-99 PACKAGE

NOTE
Leads in true position within 010
$(25 \mathrm{~mm}) \mathrm{R}$ @ MMC at seating plane
Pin numbers shown for reference oniy Numbers may not be marked on package

| DIM | INCHES |  | MILLIMETERS |  |
| :--- | :--- | :--- | :--- | :--- |
|  | MIN | MAX | MIN | MAX |
| A | 335 | 370 | 851 | 940 |
| B | 305 | 335 | 775 | 851 |
| C | 165 | 185 | 419 | 470 |
| D | 016 | 021 | 041 | 053 |
| E | 010 | 040 | 025 | 102 |
| F | 010 | 040 | 025 | 102 |
| G | 200 BASIC | 508 BASIC |  |  |
| H | 028 | 034 | 071 | 086 |
| J | 029 | 045 | 074 | 114 |
| K | 500 | -- | 127 | -- |
| L | 110 | 160 | 279 | 406 |
| M | $45^{\circ}$ BASIC | $45^{\circ}$ BASIC |  |  |
| N | 095 |  | 105 | 241 |

## CONNECTION DIAGRAM



## TYPICAL PERFORMANCE CURVES

(at $\pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified)


STEP RESPONSE IN FOLLOWER CONFIGURATION ${ }^{(2)}$


Time ( $05 \mu \mathrm{sec} / \mathrm{div}$ )


INPUT BIAS CURRENT AND DIFFERENCE CURRENT



OPEN LOOP VOLTAGE GAIN vs TEMPERATURE



OPEN-LOOP FREQUENCY AND PHASE RESPONSE


## APPLICATIONS

## BANDWIDTH COMPENSATION

The frequency response of the OPA11 HT can be adjusted by use of an external compensation capacitor from pin 8 to common as shown in Figure 1. The open-loop frequency response curves illustrate the effect of various values of capacitance. The OPAIIHT is stable at any gain level without the use of compensation, provided that stray wiring capacitance and/or load capacitance are not excessive, and that moderate values of feedback resistance are used ( $\mathrm{R}_{\text {FB }} \leqslant 10 \mathrm{k} \Omega$ ). A load capacitance of $\approx 50 \mathrm{pF}$ is desirable in all feedback configurations.

## STABILITY

Because the OPAllHT is an extremely-fast amplifier with high gain, stray wiring capacitance and inductance in power supply leads can cause circuit oscillation. This can be prevented by proper circuit layout (all leads or patterns as short as possible) and by properly by passing the power supply lines to common at points close to the amplifier. In addition, it is recommended that the load be bypassed by a 50 pF capacitor, see Figure 1.

## OFFSET VOLTAGE AND ADJUSTMENT

Although the offset voltage of these amplifiers is only a few millivolts, it may in some cases be desirable to null this offset. This is done by use of a $100 \mathrm{k} \Omega$ potentiometer as shown in Figure 2.

## TEST CIRCUIT - DYNAMIC RESPONSE

The test circuit of Figure 3 is used for measurement of slew rate, settling time, rise time and overshoot. Both rise time and overshoot are measured for a small out put signal $\left(\mathrm{V}_{011}= \pm 100 \mathrm{mV}\right)$. Slew rate and settling time are measured for a 10 V , p-p, square wave.

## VOLTAGE REGULATOR AT $200^{\circ} \mathrm{C}$

In many applications, a regulated source of $\pm 15 \mathrm{~V}$ is needed. A voltage regulator that typically will operate up to $+175^{\circ} \mathrm{C}$ is shown in Figure 4. This regulator accepts +16 V to +30 V at its input and provides +15 V at 20 mA at its output. A complementary version may be constructed to provide -15 V by using the OPA11HT with a 2 N 1711 transistor. Short-circuit protection should be added if required.


FIGURE I. Compensated Amplifier with Supply Load Bypassing.


FIGURE 2. External Adjustment of Offset Voltage.


FIGURE 3. Dynamic Response Test Circuit.


FIGURE 4. A +15V Voltage Regulator that will Operate at $+175^{\circ} \mathrm{C}$.

## FEATURES

- LOW SUPPLY CURRENT $230 \mu \mathrm{~A}$ max at $\mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}$
- WIDE SUPPLY RANGE $\pm 2.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$
- LOW OFFSET VOLTAGE $100 \mu \mathrm{~V}$ max
- LOW OFFSET VOLTAGE DRIFT $1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max


## APPLICATIONS

- PORTABLE EQUIPMENT
- BATTERY OPERATION
- IMPROVED REPLACEMENT FOR OP-21

A unique circuit design, state-of-the-art monolithic processing and advanced laser-trimming techniques are used to provide a low power amplifier with outstanding parameters-truly "instrumentation grade" performance over a wide voltage supply range.

The OPA21 consumes only 6.9 mW of power at $\mathrm{V}_{\mathrm{cc}}$ $= \pm 15 \mathrm{~V}$ and 1.1 mW at $\mathrm{V}_{\mathrm{cc}}= \pm 2.5 \mathrm{~V}$ but offers far higher performance than MOS op-amps.
The OPA21 is internally compensated for unity-gain stability.


SIMPLIFIED CIRCUIT

## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{VDC}$ to 15 VDC , unless otherwise noted.

| PARAMETERS | CONDITIONS | OPA21E |  |  | OPA21G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| input offset voltage OFFSET VOLTAGE ${ }^{(1)}$ <br> Drift <br> Offset Adjustment Range | $\begin{aligned} & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  | 40 75 0.5 $\pm 4$ | 100 200 1.0 |  | 300 500 25 $*$ | $\begin{gathered} 500 \\ 1000 \\ 5.0 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} \end{gathered}$ |
| INPUT OFFSET CURRENT |  |  |  |  |  |  |  |  |
| Offset Current | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | 03 05 | 1 2 |  | 12 2 | $\begin{aligned} & 4 \\ & 6 \end{aligned}$ | $\begin{aligned} & n A \\ & n A \end{aligned}$ |
| INPUT BIAS CURRENT |  |  |  |  |  |  |  |  |
| Bias Current | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | 7 | 25 40 |  | 15 18 | $\begin{aligned} & 50 \\ & 75 \end{aligned}$ | $\begin{aligned} & n A \\ & n A \end{aligned}$ |
| INPUT NOISE |  |  |  |  |  |  |  |  |
| Voltage <br> Voltage Density <br> Current Density | $\begin{aligned} & 01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & f_{0}=1 \mathrm{~Hz} \\ & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1 \mathrm{~Hz} \\ & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 60 \\ & 20 \\ & 20 \\ & 07 \\ & 025 \\ & 007 \end{aligned}$ |  |  | * |  | $\begin{aligned} & \mu V p-p \\ & n V / \sqrt{H z} \\ & n V / \sqrt{H z} \\ & n V / \sqrt{H z} \\ & p A / \sqrt{H z} \\ & p A / \sqrt{H z} \\ & p A / \sqrt{H z} \end{aligned}$ |
| INPUT RESISTANCE |  |  |  |  |  |  |  |  |
| Differential Common-Mode |  |  | $\stackrel{6}{6} 10^{10} \mid 12$ |  |  | 4 |  | $\begin{gathered} \mathrm{M} \Omega \\ \Omega \\| \mathrm{pF} \end{gathered}$ |
| INPUT VOLTAGE RANGE |  |  |  |  |  |  |  |  |
| Input Voltage Range | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{array}{r} -125 \\ +143 \\ -120 \\ +14.0 \end{array}$ |  |  | ** |  |  | V V V v |
| COMMON-MODE REJECTION RATIO |  |  |  |  |  |  |  |  |
| CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=-12 \mathrm{~V} \text { to }+14 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} 100 \\ 96 \end{gathered}$ | $\begin{aligned} & 110 \\ & 105 \end{aligned}$ |  | 84 <br> 80 | 100 95 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| POWER SUPPLY REJECTION RATIO |  |  |  |  |  |  |  |  |
| PSRR | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{cc}}=25 \mathrm{~V} \text { to } 18 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \hline 104 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 114 \\ & 108 \\ & \hline \end{aligned}$ | . | $\begin{aligned} & 90 \\ & 85 \end{aligned}$ | $\begin{gathered} \hline 100 \\ 95 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| LARGE SIGNAL VOLTAGE GAIN |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} 1000 \\ 120 \\ 500 \\ 114 \end{gathered}$ | $\begin{gathered} 2000 \\ 126 \\ 1500 \\ 124 \end{gathered}$ |  | 500 114 250 108 | 1000 120 1000 120 |  | $\begin{gathered} \mathrm{V} / \mathrm{mV} \\ \mathrm{~dB} \\ \mathrm{~V} / \mathrm{mV} \\ \mathrm{~dB} \end{gathered}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |
| Output Voltage Swing <br> Output Current <br> Output Resistance | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ <br> Open-Loop | $\begin{array}{r} -137 \\ +140 \\ -135 \\ +138 \end{array}$ | $\begin{gathered} -142 \\ +141 \\ 5 \end{gathered}$ |  | $\begin{gathered} -136 \\ +138 \\ * \\ +136 \end{gathered}$ | * |  | $\begin{gathered} v \\ v \\ \mathrm{~mA} \\ \mathrm{~V} \\ \mathrm{~V} \\ \Omega \end{gathered}$ |
| DYNAMIC RESPONSE |  |  |  |  |  |  |  |  |
| Slew Rate Closed-Loop Bandwidth | $\begin{aligned} & C_{L}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega \\ & \mathrm{~A}_{\mathrm{cL}}=+1, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 02 \\ & 300 \end{aligned}$ |  |  | * |  | $\mathrm{V} / \mu \mathrm{sec}$ kHz |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Rated Voltage Voltage Range Current Quiescent | Derated $\begin{aligned} & \mathrm{I}_{0}=0 \mathrm{MA} \\ & \pm \mathrm{V}_{\mathrm{cc}}=25 \mathrm{~V} \\ & \pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V} \\ & \pm \mathrm{V}_{\mathrm{cc}}=25 \mathrm{~V},-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V},-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $\pm 25$ | $\begin{aligned} & \pm 15 \\ & \\ & 170 \\ & 200 \\ & 210 \\ & 230 \end{aligned}$ | $\begin{aligned} & \pm 18 \\ & 210 \\ & 230 \\ & 275 \\ & 325 \end{aligned}$ | * | * | $250$ <br> 325 <br> 325 <br> 375 | VDC VDC <br> $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specification Operating | Ambient Ambient | $\begin{aligned} & -25 \\ & -55 \end{aligned}$ |  | $\begin{gathered} +85 \\ +125 \end{gathered}$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTE (1) Guaranteed fully warmed-up
*Specification same as OPA21E

ABSOLUTE MAXIMUM RATINGS

| Supply Voltage .. . . .i) ... .... ... .. . .. $\pm 18 \mathrm{~V}$ |  |  |
| :---: | :---: | :---: |
| Internal Power Dissipation ${ }^{(1)}$. .. . .. 500 mW |  |  |
| Input Voltage . . .. .. Supply Voltage |  |  |
| Differential Input Voltage . . ... . .. .. ... $\pm 30 \mathrm{~V}$ |  |  |
| Output Short Circurt Duration ....... .. . Indefinite |  |  |
| Storage Temperature Range . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |
| Operating Temperature Range $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| Lead Temperature Range (solderıng, 60sec) .. $+300^{\circ} \mathrm{C}$ |  |  |
| NOTE (1) Maximum package power dissipation vs ambient temperature |  |  |
| Package Type | Maxımum Ambient Temperature for Ratıng | Derate Above Maximum Ambient Temperature |
| 8-Pın Hermetıc DIP (Z) | $+75^{\circ} \mathrm{C}$ | $67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

## MECHANICAL



PIN CONFIGURATION


ORDERING INFORMATION

|  | OPA21 |  |
| :--- | :--- | :--- |
| Basic Model Number |  |  |
| Performance Grade Code |  |  |
| E, $\mathrm{G}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| Package Code |  |  |
| $\mathbf{Z}=8$-Pin Hermetic DIP |  |  |

## TYPICAL PERFORMANCE CURVES

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{VDC}$ unless otherwise noted)







## APPLICATIONS

Figures 1 through 6 are typical applications of the OPA21．


FIGURE 1．Voltage Offset Trim．


FIGURE 2．Fully－Floating Current Meter．


FIGURE 3．Portable Microphone Amplifier．


FIGURE 4．AC Amplifier．


SUヨlヨlldWV 7VNOILVyヨdO

FIGURE 5．Second－Order 10Hz Low－Pass Filter．


FIGURE 6. Portable Tire Pyrometer.


OPA27 OPA37

MILITARY \& DIE VERSIONS AVAILABLE

## Ultra-Low Noise Precision OPERATIONAL AMPLIFIERS

## FEATURES

- LOW NOISE: $100 \%$ tested, $3.8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ max at 1 kHz
- LOW OFFSET: $25 \mu \mathrm{~V}$ max
- LOW DRIFT: $0.6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- HIGH OPEN-LOOP GAIN: 12OdB min
- HIGH COMMON-MODE REJECTION: 114dB min
- HIGH POWER SUPPLY REJECTION: 100dB min
- FITS OP-07, OP-05, AD510, AD517 SOCKETS


## DESCRIPTION

The OPA27/37 is an ultra-low noise, high precision monolithic operational amplifier.
Laser-trimmed thin-film resistors provide excellent long-term voltage offset stability and allow superior voltage offset compared to common zener-zap techniques.
A unique bias current cancellation circuit allows bias and offset current specifications to be met over the full $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.

The OPA27 is internally compensated for unitygain stability. The decompensated OPA37 requires a closed-loop gain $\geq 5$.
The Burr-Brown OPA27/37 is an improved replacement for the industry-standard OP-27/OP-37.

## APPLICATIONS

- Precision instrumentation
- DATA ACQUISITION
- TEST EQUIPMENT
- PROFESSIONAL AUDIO EQUIPMENT
- TRANSDUCER AMPLIFIER
- RADIATION HARD EQUIPMENT


OPA27/37 SIMPLIFIED CIRCUIT

## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{cc}}=\mathrm{P} 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted

| PARAMETER | CONDITIONS | OPA27/37A, OPA27/37E |  |  | OPA27/37B, OPA27/37F |  |  | OPA27/37C, OPA27/37G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| NOISE $\begin{aligned} & \text { Voltage, } \mathrm{fo}_{0}=10 \mathrm{~Hz} \\ & \mathrm{fo}_{0}=30 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{B}}=01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \text { Current, }{ }^{(1)} \mathrm{f}_{0}=10 \mathrm{~Hz} \\ & \mathrm{fo}_{0}=30 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1 \mathrm{kHz} \end{aligned}$ | $100 \%$ tested, (A, E) <br> $100 \%$ tested, (A, E) <br> $100 \%$ tested, (A, E) <br> 100\% tested, (A, E) <br> 100\% tested, (A, E) <br> $100 \%$ tested, (A, E) |  | $\begin{gathered} 3.1 \\ 2.9 \\ 27 \\ 007 \\ 17 \\ 1.0 \\ 04 \end{gathered}$ | $\begin{gathered} 55 \\ 4.5 \\ 3.8 \\ 0.18 \\ 4.0 \\ 2.3 \\ 0.6 \end{gathered}$ |  | $\begin{gathered} 3.5 \\ 31 \\ 3.0 \\ 0.08 \\ 1.7 \\ 1.0 \\ 0.4 \end{gathered}$ | $\begin{gathered} 55 \\ 4.5 \\ 38 \\ 0.18 \\ 40 \\ 23 \\ 0.6 \end{gathered}$ |  | $\begin{gathered} 3.8 \\ 33 \\ 32 \\ 0.09 \\ 1.7 \\ 10 \\ 0.4 \end{gathered}$ | $\begin{gathered} 80^{(6)} \\ 56^{(6)} \\ 45^{(6)} \\ 025^{(6)} \\ 06^{(6)} \end{gathered}$ | $\begin{aligned} & n V / \sqrt{\mathrm{Hz}} \\ & n V / \sqrt{\mathrm{Hz}} \\ & n V / \sqrt{\mathrm{Hz}} \\ & \mu V, \mathrm{p}-\mathrm{p} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| OFFSET VOLTAGE ${ }^{(2)}$ <br> Input Offset Voltage Average Drift ${ }^{(3)}$ Long Term Stability ${ }^{(4)}$ Supply Rejection | $T_{A \min }$ to $T_{A \text { max }}$ $\begin{aligned} & \pm \mathrm{V}_{\mathrm{cc}}=4 \text { to } 18 \mathrm{~V} \\ & \pm \mathrm{V}_{\mathrm{cc}}=4 \text { to } 18 \mathrm{~V} \end{aligned}$ | 100 | $\begin{gathered} \pm 6 \\ \pm 0.2 \\ 0.2 \\ 134 \\ \pm 0.2 \end{gathered}$ | $\begin{gathered} \pm 25 \\ \pm 06 \\ 1 \\ \pm 10 \end{gathered}$ | 100 | $\begin{gathered} \pm 12 \\ \pm 0.3 \\ 0.3 \\ 125 \\ \pm 0.6 \end{gathered}$ | $\begin{gathered} \pm 60 \\ \pm 13 \\ 15 \\ \pm 10 \end{gathered}$ | 94 | $\begin{gathered} \pm 25 \\ \pm 04 \\ 04 \\ 120 \\ \pm 1 \end{gathered}$ | $\begin{gathered} \pm 100 \\ \pm 18^{(6)} \\ 20 \\ \pm 20 \end{gathered}$ | $\mu \mathrm{V}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} / \mathrm{mo}$ <br> dB <br> $\mu \mathrm{V} / \mathrm{V}$ |
| BIAS CURRENT Input Bias Current |  |  | $\pm 11$ | $\pm 40$ |  | $\pm 13$ | $\pm 55$ |  | $\pm 15$ | $\pm 80$ | nA |
| OFFSET CURRENT Input Offset Current |  |  | 6 | 35 |  | 8 | 50 |  | 10 | 75 | nA |
| IMPEDANCE Common-Mode |  |  | 3 |  |  | 25 |  |  | 2 |  | G $\Omega$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 11 \mathrm{VDC}$ | $\begin{aligned} & \pm 11 \\ & 114 \end{aligned}$ | $\pm 12.3$ 128 |  | $\pm 11$ 106 | $\pm 12.3$ 125 |  | $\pm 11$ 100 | $\pm 123$ 122 |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gaın | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega \\ & R_{L} \geq 1 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & 120 \\ & 118 \end{aligned}$ | $\begin{aligned} & 126 \\ & 125 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 120 \\ & 118 \end{aligned}$ | $\begin{aligned} & 125 \\ & 125 \\ & \hline \end{aligned}$ |  | 117 | $\begin{aligned} & 124 \\ & 124 \end{aligned}$ |  | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |  |  |  |
| Gain-Bandwidth Product ${ }^{(5)}$ <br> Slew Rate ${ }^{(5)}$ <br> Settlıng Tıme, 0 01\% | OPA27 <br> OPA37 $\begin{gathered} \mathrm{V}_{\mathrm{o}}= \pm 10 \mathrm{~V}, \\ \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{gathered}$ <br> OPA27, $\mathrm{G}=+1$ <br> OPA37, $\mathrm{G}=+5$ <br> OPA27, $\mathrm{G}=+1$ <br> OPA37, $\mathrm{G}=+5$ | $\begin{gathered} 5 \\ 45 \\ \\ 17 \\ 11 \end{gathered}$ | $\begin{gathered} 8 \\ 63 \\ \\ 19 \\ 119 \\ 25 \\ 25 \\ \hline \end{gathered}$ |  | 5 45 <br> 17 <br> 11 | $\begin{gathered} 8 \\ 63 \\ \\ 19 \\ 119 \\ 25 \\ 25 \\ \hline \end{gathered}$ |  | $\begin{gathered} 5^{(6)} \\ 45^{(6)} \\ \\ 17^{(6)} \\ 11^{(6)} \end{gathered}$ | 8 <br> 63 <br>  <br>  <br> 19 <br> 11.9 <br> 25 <br> 25 |  | MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output <br> Output Resistance <br> Short Circuit Current | $\begin{gathered} R_{L} \geq 2 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{L}} \geq 600 \Omega \end{gathered}$ <br> DC, open loop $\mathrm{R}_{\mathrm{L}}=0 \Omega$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{gathered} \pm 138 \\ \pm 128 \\ 70 \\ 25 \end{gathered}$ | 60 | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\pm 13.8$ <br> $\pm 12.8$ <br> 70 <br> 25 | 60 | $\pm 12$ $\pm 10$ | $\pm 138$ $\pm 128$ 70 25 | $60^{(6)}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \Omega \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Rated Voltage Voltage Range, Derated Performance Current, Quiescent | $10=0 \mathrm{mADC}$ | $\pm 4$ | $\pm 15$ <br> 3 | $\begin{gathered} \pm 22 \\ 47 \end{gathered}$ | $\pm 4$ | $\pm 15$ | $\begin{gathered} \pm 22 \\ 47 \end{gathered}$ | $\pm 4$ | $\pm 15$ $3.3$ | $\begin{gathered} \pm 22 \\ 57 \end{gathered}$ | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification <br> A, B, C (J, Z) <br> E, F, G (J, Z) <br> G (P) (U) <br> Operatıng J, Z <br> P, U |  | $\begin{aligned} & -55 \\ & -25 \\ & -55 \end{aligned}$ |  | $\begin{aligned} & +125 \\ & +85 \\ & +125 \end{aligned}$ | $\begin{aligned} & -55 \\ & -25 \\ & -55 \end{aligned}$ |  | $\begin{gathered} +125 \\ +85 \\ +125 \end{gathered}$ | $\begin{gathered} -55 \\ -25 \\ 0 \\ -55 \\ -25 \\ \hline \end{gathered}$ |  | $\begin{gathered} +125 \\ +85 \\ +70 \\ +125 \\ +85 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES• (1) Measured with industry-standard noise test circuit (Fıgures 1 and 2). Due to errors introduced by this method, these current noise specificatıons should be used for comparison purposes only (2) Offset voltage specifications on grades $A$ and $E$ are also guaranteed with units fully warmed up. Grades B, C, F, and G are measured with automatic test equipment after approxımately 05 second from power turn-on. (3) Unnulled or nulled with $8 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$ potentiometer (4) Longterm voltage offset vs tıme trend line does not include warm-up drift (5) Typical specification only on plastic package units Slew rate varies on all units due to differing test methods Mınımum specificatıon applies to open-loop test
(6) This parameter not guaranteed in SOIC "U" package.

ELECTRICAL（FULL TEMPERATURE RANGE SPECIFICATIONS）
At $V_{C C}= \pm 15 \mathrm{VDC}$ and $T_{A}=T_{\text {min }}$ to $T_{\text {max }}$ uniess otherwise noted．

| PARAMETER | CONDITIONS | OPA27／37A，OPA27／37E |  |  | OPA27／37B，OPA27／37F |  |  | OPA27／37C，OPA27／37G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification Range $\begin{aligned} & \text { A, B, C (J, Z) } \\ & \text { E, F, G }(J, Z) \\ & G(P) \end{aligned}$ |  | -55 -25 |  | +125 +85 | -55 -25 |  | +125 +85 | $\begin{gathered} -55 \\ -25 \\ 0 \\ \hline \end{gathered}$ |  | $\begin{aligned} & +125 \\ & +85 \\ & +70 \end{aligned}$ |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage <br> A，B，C <br> E，F，G <br> Average Drift ${ }^{(2)}$ <br> Supply Rejection <br> A，B，C <br> E，F，G | $T_{A}$ min to $T_{A}$ max $\begin{aligned} & \pm \mathrm{V}_{\mathrm{cc}}=4.5 \text { to } 18 \mathrm{~V} \\ & \pm \mathrm{V}_{\mathrm{cc}}=4.5 \text { to } 18 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 96 \\ & 97 \end{aligned}$ | $\begin{gathered} \pm 24 \\ \pm 17 \\ \pm 0.2 \\ \\ 130 \\ 130 \end{gathered}$ | $\begin{aligned} & \pm 60 \\ & \pm 50 \\ & \pm 0.6 \end{aligned}$ | $\begin{aligned} & 94 \\ & 96 \end{aligned}$ | $\begin{aligned} & \pm 45 \\ & \pm 33 \\ & \pm 0.3 \\ & \\ & 127 \\ & 127 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 200 \\ & \pm 140 \\ & \pm 13 \end{aligned}$ | $86{ }^{(3)}$ 90 | $\begin{aligned} & \pm 60 \\ & \pm 48 \\ & \pm 0.4 \\ & \\ & 122 \\ & 122 \end{aligned}$ | $\begin{aligned} & \pm 300^{(3)} \\ & \pm 220^{(3)} \\ & \pm 18^{(3)} \end{aligned}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \hline \end{gathered}$ |
| BIAS CURRENT Input Bias Current <br> A，B，C <br> E，F，G |  |  | $\begin{aligned} & \pm 16 \\ & \pm 13 \end{aligned}$ | $\begin{array}{r}  \pm 60 \\ \pm 60 \\ \hline \end{array}$ |  | $\begin{aligned} & \pm 22 \\ & \pm 16 \end{aligned}$ | $\begin{aligned} & \pm 95 \\ & \pm 95 \end{aligned}$ |  | $\begin{array}{r}  \pm 29 \\ \pm 21 \\ \hline \end{array}$ | $\pm 150^{(3)}$ $: \pm 150^{(3)}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| OFFSET CURRENT Input Offset Current <br> A，B，C <br> E，F，G |  |  | $\begin{aligned} & 23 \\ & 12 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & 25 \\ & 14 \end{aligned}$ | $\begin{aligned} & 85 \\ & 85 \end{aligned}$ |  | 35 20 | $\begin{aligned} & 135^{(3)} \\ & 135^{(3)} \end{aligned}$ | $\begin{aligned} & n A \\ & n A \end{aligned}$ |
| VOLTAGE RANGE <br> Common－Mode Input Range <br> A，B，C <br> E，F，G <br> Common－Mode Rejection <br> A，B，C <br> E，F，G | $\mathrm{V}_{\mathrm{IN}}= \pm 11 \mathrm{VDC}$ | $\begin{gathered} \pm 10.3 \\ \pm 10.5 \\ \\ 108 \\ 110 \end{gathered}$ | $\begin{gathered} \pm 115 \\ \pm 11.8 \\ \\ 124 \\ 126 \end{gathered}$ |  | $\begin{gathered} \pm 103 \\ \pm 105 \\ \\ 100 \\ 102 \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ \pm 118 \\ \\ 122 \\ 124 \end{gathered}$ |  | $\begin{gathered} \pm 103^{(3)} \\ \pm 105^{(3)} \\ \\ 94^{(3)} \\ 96^{(3)} \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ \pm 11.8 \\ \\ 120 \\ 122 \end{gathered}$ |  | v <br> dB <br> dB |
| OPEN－LOOP GAIN，DC |  |  |  |  |  |  |  |  |  |  |  |
| Open－Loop Voltage Gain <br> A，B，C <br> E，F，G | $\mathrm{R}_{\mathrm{L}} \geq \mathbf{2 k} \Omega$ | $\begin{aligned} & 116 \\ & 118 \end{aligned}$ | $\begin{aligned} & 121 \\ & 123 \end{aligned}$ |  | $\begin{aligned} & 114 \\ & 117 \end{aligned}$ | $\begin{aligned} & 120 \\ & 122 \end{aligned}$ |  | $\begin{gathered} 110^{(3)} \\ 113 \\ \hline \end{gathered}$ | $\begin{aligned} & 118 \\ & 120 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output <br> A，B，C <br> E，F，G <br> Short Circuit Current | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ $\mathrm{V}_{\mathrm{o}}=\mathrm{OVDC}$ | $\begin{aligned} & \pm 11.5 \\ & \pm 11.7 \end{aligned}$ | $\pm 13.7$ $\pm 13.8$ 25 |  | $\pm 110$ $\pm 114$ | $\pm 135$ $\pm 136$ 25 |  | $\pm 105^{(3)}$ $\pm 110^{(3)}$ | $\pm 13.3$ $\pm 13.4$ 25 |  | $V$ $V$ $m A$ |

NOTES－（1）Offset voltage specifications on grades $A$ and $E$ are also guaranteed with the units fully warmed up．Grades B，C，F，and G are measured with automatic equipment after approximately 0.5 second（2）Unnulled or nulled with $8 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$ potentiometer（3）This parameter not guaranteed in SOIC＂ U ＂package

## ABSOLUTE MAXIMUM RATINGS

|  | NOTES： <br> （1）Maximum package power dissipation vs ambient temperature |  |  |
| :---: | :---: | :---: | :---: |
| Input Voltage ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$\pm \mathrm{V}_{\text {cc }}$ |  | Maximum | Derate Above |
| Output Short－Circuit Duration ${ }^{(2)} \ldots \ldots . . . . . . . . .$. Indefinite |  | Ambient Temp－ erature for Rating | Maximum Ambient Temperature |
| Differential Input Voltage ${ }^{(3)}$ ．．．．．．．．．．．．．．．．．．．．．．．．$\pm 0.7 \mathrm{TV}$ | Package Type |  |  |
| Differential Input Current ${ }^{(3)} \ldots \ldots . . . . . . . . . . . . . . . . . . ~ \pm 25 m A ~$ | TO－99（J） | $80^{\circ} \mathrm{C}$ | $71 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range： | 8－Pin Hermetic DIP（Z） | $75^{\circ} \mathrm{C}$ | $67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| J，Z．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 8－Pin Plastic DIP（P） 8 －Pin SoIC（U） | $62^{\circ} \mathrm{C}$ 85 | $\stackrel{56 \mathrm{~mW} /{ }^{\circ} \mathrm{C}}{ }$ |
| P．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
| Operating Temperature Range： | （2）To common with $\pm \mathrm{V}_{c c}=15 \mathrm{~V}$ <br> （3）The inputs are protected by back－to－back diodes Current limiting resistors are not used in order to achieve low noise．If differential input voltage exceeds $\pm 07 \mathrm{~V}$ ，the input current should be limited to 25 mA |  |  |
| A，B，C，E，F，G（J，Z）．．．．．．．．．．．．．．．．．．．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  |  |
| Lead Temperature（Soldering，60s）．．．．．．．．．．．．．．．．．．$+300^{\circ} \mathrm{C}$ |  |  |  |
| SOIC Package（3s）．．．．．．．．．．．．．．．．．．．．．．．．．$+260^{\circ} \mathrm{C}$ |  |  |  |

MECHANICAL


NOTE All capacitor values are for nonpolarized capacitors only
FIGl'RI $101 \mathrm{H} / \mathrm{to} \mathrm{10H}$ / Noise Test Circuit


FIGURF 2 I ou Frequency Vose

ORDERING INFORMATION

| Model ${ }^{(1)}$ | Package | Temperature Range | Offset Voltage $\max (\mu \mathrm{V}), 25^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: |
| OPA27AJ | TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 25$ |
| OPA27BJ | T0-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 60$ |
| OPA27CJ | TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 100$ |
| OPA27EJ | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 25$ |
| OPA27FJ | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 60$ |
| OPA27GJ | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 100$ |
| OPA27AZ | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 25$ |
| OPA27BZ | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 60$ |
| OPA27CZ | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 100$ |
| OPA27EZ | Ceramic | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 25$ |
| OPA27FZ | Ceramic | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 60$ |
| OPA27GZ | Ceramic | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 100$ |
| OPA27GP | Plactic | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 100$ |
| OPA27GU | SOIC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 100$ |
| BURN-IN SCREENING OPTION |  |  |  |
| Model ${ }^{(1)}$ | Package | Temperature Range | $\begin{aligned} & \text { Burn-In } \\ & \text { Temp. }(160 \mathrm{~h})^{(2)} \end{aligned}$ |
| OPA27AJ-BI | TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA27EJ-BI | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA27GJ-BI | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA27AZ-BI | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA27EZ-BI | Ceramic | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA27GP-BI | Plastıc | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| OPA27GU-BI | SOIC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |

NOTE (1) Packages and prices for OPA37 are the same as for OPA27
(2) Or equivalent combination of time and temperature



## CONNECTION DIAGRAMS



TYPICAL PERFORMANCE CURVES
$T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ unless otherwise noted


INPUT VOLTAGE NOISE vs NOISE BANDWIDTH



TOTAL INPUT VOLTAGE NOISE SPECTRAL DENSITY
vs SOURCE RESISTANCE


## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


TYPICAL PERFORMANCE CURVES (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.



COMMON-MODE INPUT VOLTAGE RANGE


OPA27 SMALL SIGNAL
TRANSIENT RESPONSE





OPA37 SMALL SIGNAL
TRANSIENT RESPONSE


## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted


## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA27/37 offset voltage is laser-trimmed and will require no further trim for most applications. Offset voltage drift will not be degraded when the input offset is nulled with a $10 \mathrm{k} \Omega$ trim potentiometer. Other potentiometer values from $1 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ can be used but $\mathrm{V}_{\text {os }}$ drift will be degraded by an additional 0.1 to $0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. Nulling large system offsets by use of the oftset trim adjust will degrade drift performance by approximately $3.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ per millivolt of offset. Large system offsets


FIGURE 3. Offset Voltage Trim.


FIGURE 4. High Resolution Offset Voltage Trim.

can be nulled without drift degradation by input summing.
The conventional offset voltage trim circuit is shown in Figure 3. For trimming very-small offsets, the higher resolution circuit shown in Figure 4 is recommended.
The OPA27/37 can replace 741-type operational amplifiers by removing or modifying the trim circuit.

## THERMOELECTRIC POTENTIALS

The OPA27/37 is laser-trimmed to microvolt-level input offset voltage and for very-low input offset voltage drift.
Careful layout and circuit design techniques are necessary to prevent offset and drift errors from external thermoelectric potentials. Dissimilar metal junctions can generate small EMF's if care is not taken to eliminate either their sources (lead-to-PC, wiring, etc.) or their temperature difference. See Figure 11.
Short, direct mounting of the OPA27/37 with close spacing of the input pins is highly recommended. Poor layout can result in circuit drifts and offsets which are an order of magnitude greater than the operational amplifier alone.

## NOISE: BIPOLAR VERSUS FET

Low-noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the lower voltage noise of a bipolar operational amplifier is superior, but at higher impedances the high current noise of a bipolar amplifier becomes a serious liability. Above about $15 \mathrm{k} \Omega$ the BurrBrown OPAlll low-noise FET operational amplifier is recommended for lower total noise than the OPA27 (see Figure 5).

## COMPENSATION

Although internally compensated for unity-gain stability, the OPA27 may require a small capacitor in parallel with a feedback resistor $\left(R_{f}\right)$ which is greater than $2 k \Omega$. This capacitor will compensate the pole generated by $R_{f}$ and $\mathrm{C}_{\mathrm{IN}}$ and eliminate peaking or oscillation.


FIGURE 5. Voltage Noise Spectral Density Versus Source Resistance.

## INPUT PROTECTION

Back-to-back diodes are used for input protection on the OPA27/37. Exceeding a few hundred millivolts differential input signal will cause current to flow and without external current limiting resistors the input will be destroyed.

Accidental static discharge as well as high current can damage the amplifier's input circuit. Although the unit may still be functional, important parameters such as input offset voltage, drift, and noise may be permanently damaged if any precision operational amplifier is subjected to abuse.
Transient conditions can cause feedthrough due to the amplifier's finite slew-rate. When using the OP-27 as a unity-gain buffer (follower) a feedback resistor of $1 \mathrm{k} \Omega$ is recommended (see Figure 6).

## BURN-IN SCREENING

Burn-in screening is an option available for the models indicated in the Ordering Information table. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.


FIGURE 6. Pulsed Operation.

APPLICATIONS CIRCUITS


FIGURE 7. Low-Noise RIAA Preamplifier.


FIGURE 8. Unity-Gain Inverting Amplifier.


FIGURE 9. High Slew Rate Unity-Gain Inverting Amplifier.


FIGURE 10. NAB Tape Head Preamplifier.


FIGURE 11. Low Frequency Noise Comparison.


FIGURE 12. Low Noise Instrumentation Amplifier.


FIGURE 13. Hydrophone Preamplifier.


FIGURE 14. Long-wavelength Infrared Detector Amplifier.


FIGURE 15. High Performance Synchronous Demodulator.


FIGURE 16. Ultra-low Noise "N" Stage Parallel Amplifier.


FIGURE 17. Unity-Gain Buffer.


FIGURE 19. RF Detector and Video Amplifier.


FIGURE 18. High Slew Rate Unity-Gain Buffer.


FIGURE 20. Balanced Pyroelectric Infrared Detector.


FIGURE 21. Magnetic Tachometer.

## Wide Temperature Range Precision OPERATIONAL AMPLIFIERS

## FEATURES

- FULLY SPECIFIED OVER $-55^{\circ} \mathrm{C}$ to $+200^{\circ} \mathrm{C}$
- LOW OFFSET: $\pm \mathbf{4 0 0} \mu \mathrm{V}$ max at $+200^{\circ} \mathrm{C}$
- LOW DRIFT: $\pm 0.4 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- ULTRA-LOW NOISE
- MONOLITHIC
- HERMETIC TO-99 PACKAGE
- 100\% BURN-IN AT + $200^{\circ} \mathrm{C}$


## DESCRIPTION

The OPA27/37HT is an ultra-low noise, high precision monolithic operational amplifier.
Laser trimmed thin-film resistors provide excellent long-term voltage offset stability and allow superior voltage offset and drift performance.
The OPA $27 / 37 \mathrm{HT}$ are tested and guaranteed over an extremely wide temperature range: $--55^{\circ} \mathrm{C}$ to $+200^{\circ} \mathrm{C}$. In addition, they have demonstrated an ability to withstand a total dose of $2 \times 10^{6}$ RAD (Si) gamma and a neutron fluence of $1 \times 10^{13}$, IMEV equivalent $\mathrm{n} / \mathrm{cm}^{2}$.
The OPA 27 HT is internally compensated for unitygain stability. The decompensated OPA37HT requires a closed-loop gain $\geq 5$.
The Burr-Brown OPA27/37HT use an industrystandard OP27/37 pinout and they can replace many existing amplifiers in low-source-impedance applications.

## APPLICATIONS

- DOWN-HOLE INSTRUMENTATION
- WELL LOGGING
- ENGINE CONTROLS
- EXTREMELY SEVERE ENVIRONMENT
- TRANSDUCER amPLIFIER
- RADIATION HARD EQUIPMENT


## SPECIFICATIONS

ELECTRICAL
At $V_{c c}=15 \mathrm{VDC}, \mathrm{T}_{\mathrm{A}}=$ indicated temperature

| PARAMETER | CONDITIONS | $+25^{\circ} \mathrm{C}$ |  |  | $-55^{\circ} \mathrm{C}$ TO $+125^{\circ} \mathrm{C}$ |  |  | $+200^{\circ} \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| NOISE $\begin{aligned} \text { Voltage, } \mathrm{f}_{\mathrm{o}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =30 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =1 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}} & =01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ \text { Current, } \mathrm{f}_{\mathrm{o}} & =1 \mathrm{kHz} \end{aligned}$ | (1) (1) (1) |  | $\begin{gathered} 31 \\ 29 \\ 2.7 \\ 0.07 \\ 0.4 \end{gathered}$ |  |  | $\begin{aligned} & 85 \\ & 4.0 \\ & 3.6 \\ & 0.5 \end{aligned}$ |  |  | $\begin{aligned} & 5.6 \\ & 45 \\ & 40 \\ & 08 \end{aligned}$ |  | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{V}, \mathrm{p}-\mathrm{p}$ <br> $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(2)}$ <br> Input Offset Voltage Average Drift ${ }^{(3)}$ Long Term Stability ${ }^{(4)}$ Supply Rejection ${ }^{(7)}$ | $\begin{gathered} T_{A \text { MIN }} \text { to } T_{A \text { MAX }} \\ T_{A}=+125^{\circ} \mathrm{C} \\ \pm V_{C C}=4 \mathrm{~V} \text { to } 18 \mathrm{~V} \\ \pm V_{C C}=4 \mathrm{~V} \text { to } 18 \mathrm{~V} \end{gathered}$ | 100 | $\begin{gathered} \pm 25 \\ \\ 8 \\ 134 \\ \pm 0.2 \end{gathered}$ | $\pm 75$ $\pm 10$ | 94 | $\begin{gathered} \pm 37 \\ \\ 127 \\ \pm 0.45 \end{gathered}$ | $\pm 200$ $\pm 20$ | $94$ | $\begin{gathered} \pm 150 \\ \pm 04 \\ \\ 127 \\ \pm 045 \end{gathered}$ | $\pm 400$ $\pm 20$ | $\mu \mathrm{V}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} / \mathrm{kHrs}$ dB $\mu \mathrm{V} / \mathrm{V}$ |
| BIAS CURRENT Input Bias Current |  |  | 430 | $1 \mu \mathrm{~A}$ |  | 600 | $2 \mu \mathrm{~A}$ |  | $34 \mu \mathrm{~A}$ | $5 \mu \mathrm{~A}$ | nA |
| OFFSET CURRENT Input Offset Current |  |  | $\pm 40$ | $\pm 180$ |  | $\pm 50$ | $\pm 200$ |  | $\pm 300$ | $\pm 550$ | nA |
| IMPEDANCE Common-Mode | , " |  | 3 |  |  |  |  |  |  |  | G $\Omega$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}^{(5)}$ | $\begin{aligned} & \pm 11 \\ & 106 \end{aligned}$ | $\begin{gathered} \pm 12.3 \\ 128 \end{gathered}$ |  | $\begin{gathered} \pm 10.3 \\ 100 \end{gathered}$ | $\begin{gathered} \pm 115 \\ 122 \end{gathered}$ |  | $\begin{gathered} \pm 90 \\ 96 \end{gathered}$ | $\begin{gathered} \pm 110 \\ 119 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega \\ & R_{L} \geq 1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 120 \\ & 116 \end{aligned}$ | $\begin{aligned} & 126 \\ & 125 \end{aligned}$ |  | 109 | 120 |  | 104 | 113 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |  |  |  |
| Gaın-Bandwidth Product $A_{V}=1000 \mathrm{~V} / \mathrm{V}$ <br> Slew Rate <br> Settlıng Time, 0.01\% | $\begin{gathered} \text { OPA27HT } \\ \text { OPA37HT } \\ \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{H}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \text { OPA27HT, }=+1 \\ \text { OPA37HT, G }=+5 \\ \text { OPA27HT, G }=+1 \\ \text { OPA37HT, G }=+5 \end{gathered}$ |  | $\begin{gathered} \hline 6 \\ 36 \\ \\ 1.9 \\ 11.9 \\ 25 \\ 25 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} 7 \\ 38 \\ \\ 1.7 \\ 10 \end{gathered}$ |  |  | $\begin{gathered} 6 \\ 41 \\ 35 \\ 16 \end{gathered}$ |  | $\begin{gathered} \mathrm{MHz} \\ \mathrm{MHz} \\ \\ \mathrm{~V} / \mu \mathrm{s} \\ \mathrm{~V} / \mu \mathrm{s} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \end{gathered}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output Output Resistance Short Circuit Current | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ $D C$, open loop $\mathrm{R}_{\mathrm{L}}=0 \Omega$ | $\pm 12$ | $\begin{gathered} \pm 13.9 \\ 70 \\ 35 \end{gathered}$ | 60 | $\pm 11$ | $\pm 138$ |  | $\pm 105$ | $\pm 137$ <br> 15 |  | $\begin{gathered} \mathrm{v} \\ \Omega \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Rated Voltage Voltage Range, Derated Performance Current, Quiescent | $10=0 \mathrm{mADC}$ | $\pm 4$ | $\pm 15$ $3.6$ | $\begin{gathered} \pm 18 \\ 4.7 \end{gathered}$ |  | $\begin{aligned} & \pm 15 \\ & 43 \end{aligned}$ | 6 |  | $\pm 15$ $61$ | 8 | VDC <br> VDC mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification ${ }^{(6)}$ <br> Operatıng (Typıcal) <br> Storage <br> $\theta$ Junction-Ambient | Ambient temp. Ambient temp Ambient temp. | $\begin{aligned} & -55 \\ & -65 \\ & -65 \end{aligned}$ | 125 | $\begin{aligned} & +200 \\ & +225 \\ & +225 \end{aligned}$ |  |  |  |  |  |  | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES (1) Noise testıng available-inquire (2) Offset voltage specifications on grade HT are also guaranteed with units fully warmed up (3) Unnulled or nulled with $8 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$ potentiometer (4) Long-term voltage offset vs time trend line does not include warm-up drift (5) Common-mode rejection specified at $+200^{\circ} \mathrm{C}$ with $\mathrm{V}_{\mathrm{IN}}= \pm 9 \mathrm{VDC}$ (6) $100 \%$ tested at $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}$ and $+200^{\circ} \mathrm{C}$ using forced-air environment $+125^{\circ} \mathrm{C}$ specification is guaranteed by design (7) $\pm \mathrm{V}_{\mathrm{cc}}=6 \mathrm{~V}$ to 18 V at $+200^{\circ} \mathrm{C}$

ABSOLUTE MAXIMUM RATINGS


NOTES (1) Packages must be derated based on $\theta_{\mathrm{JC}}=45^{\circ} \mathrm{C} / \mathrm{W}$ or $\theta_{\mathrm{JA}}=$ $175^{\circ} \mathrm{C} / \mathrm{W}$ (2) The inputs are protected by back-to-back diodes Current limiting resistors are not used in order to achieve low noise If differential input voltage exceeds $\pm 07 \mathrm{~V}$, the input current should be timited to 25 mA (3) For supply voltages less than $\pm 18 \mathrm{VDC}$, the absolute maximum input voltage is equal to the supply voltage (4) Short circuit may be to power supply common only Ratıng applies to $+25^{\circ} \mathrm{C}$ ambient Observe dissipation limit and $\mathrm{T}_{\mathrm{J}}$

## MECHANICAL



ORDERING INFORMATION


## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted




## APPLICATIONS INFORMATION

These amplifiers are capable of unusually low voltage offset and drift and to achieve this ultimate capability, attention must be paid to externally generated thermal EMF contributions. Dissimilar metal junctions together with temperature gradients can generate thermocouple voltages that exceed the OPA27/37HT amplifier drift.
The OPA $27 / 37 \mathrm{HT}$ are extremely wide-temperature range versions of the standard Burr-Brown OPA27 and OPA37. These high-temperature amplifiers do not employ bias current cancellation but note that their noise current performance has not been degraded.
Eutectic die attach is used exclusively for the OPA27HT and OPA 37 HT . Hermeticity is assured by $100 \%$ fine leak



testing. Units are $100 \%$ burned-in for 28 hours at $+200^{\circ} \mathrm{C}$ for increased reliability.


OFFSET TRIM CIRCUIT

## BURR-BROWN®



# Low Noise - Wideband PRECISION JFET INPUT OPERATIONAL AMPLIFIER 

## FEATURES

- GUARANTEED NOISE SPECTRAL DENSITY 100\% Tested
- LOW VOLTAGE NOISE - $8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ max at 10kHz
- LOW VOLTAGE DRIFT - $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max (B grade)
- LOW OFFSET VOLTAGE - $250 \mu \mathrm{~V}$ max (B grade)
- LOW BIAS CURRENTS - IOpA max at $25^{\circ} \mathrm{C}$ Ambient (B Grade)
- HIGH SPEED - 10V/ $\mu$ sec min (OPA102)
- GAIN BANDWIDTH PRODUCT - 40MHz (OPA102)


## DESCRIPTION

The OPA101 and OPA102 are the first FET operational amplifiers available with noise characteristics (voltage spectral density) guaranteed and $100 \%$ tested.
The amplifiers have a complementary set of specifications permitting low errors in signal conditioning applications; low noise, low bias current, high openloop gain, high common-mode rejection, low offset voltage, low offset voltage drift, etc.

## APPLICATIONS

- LOW NOISE SIGNAL CONDITIONING
- LIGHT MEASURMENTS
- RADIATION MEASUREMENTS
- PIN DIODE APPLICATIONS
- DENSITOMETERS
- PHOTODIODE/PHOTOMULTIPLIER CIRCUITS
- LOW NOISE DATA ACQUISITION

In addition, the amplifiers have moderately high speed. The OPA101 is compensated for unity gain stability and has a slew rate of $5 \mathrm{~V} / \mu \mathrm{sec}, \mathrm{min}$. The OPA102 is compensated for gains of $3 \mathrm{~V} / \mathrm{V}$ and above and has a slew rate of $10 \mathrm{~V} / \mu \mathrm{sec}, \mathrm{min}$.
Each unit is laser-trimmed for low offset voltage and low offset voltage drift versus temperature. Bias currents are specified with the units fully warmed up at $+25^{\circ} \mathrm{C}$ ambient temperature.


International Airport Industrial Park - P.0. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

## SPECIFICATIONS

ELECTRICAL
Specifications at $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{VCC}= \pm 15 \mathrm{VDC}$ unless otherwise noted.

| MODEL |  | OPA101/102AM |  |  | OPA101/102BM |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | CONDITION | MIN | TYP | MAX | NIN | TYP | MAX | UNITS |
| INPUT NOISE |  |  |  |  |  |  |  |  |
| Voltage Noise Density <br> $\mathrm{f}_{\mathrm{c}}$, 1/f Corner Frequency Voltage Noise <br> Current Noise Density Current Noise | $\begin{aligned} & \hline \mathrm{f}_{\mathrm{o}}=1 \mathrm{~Hz}(1) \\ & \mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{0}=100 \mathrm{~Hz} \\ & \mathrm{f}_{0}=1 \mathrm{kHz} \\ & \mathrm{f}_{0}=10 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz} \\ & \\ & \\ & \mathrm{fB}_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}(1) \\ & \mathrm{f}_{\mathrm{B}}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{B}}=10 \mathrm{~Hz} \text { to } 100 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{o}}=0.1 \mathrm{~Hz} \text { thru } 10 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{B}}=01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{B}}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \end{aligned}$ |  | 100 32 14 9 7 6.5 125 1.3 1.0 21 2.0 38 200 | 200 60 30 15 8 8 2.6 1.2 26 |  | 80 25 11 8 7 6.5 100 1.0 0.8 2.1 14 26 140 | $\begin{gathered} \hline 400 \\ 30 \\ 15 \\ 12 \\ 8 \\ 8 \\ \\ \\ 1.3 \\ 1.0 \\ 26 \end{gathered}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $n V / \sqrt{H z}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ Hz $\mu \mathrm{V}$, p-p $\mu \mathrm{V}$, rms $\mu \mathrm{V}$, rms fA/ $\sqrt{\mathrm{Hz}}$ fA, p-p fA, rms |
| DYNAMIC RESPONSE |  |  |  |  |  |  |  |  |
| Bandwidth, Unity Gain OPA101 OPA102 <br> Gain-Bandwidth Product OPA101 OPA102 <br> Full Power Bandwidth OPA101 <br> OPA102 <br> Slew Rate <br> OPA101 <br> OPA102 <br> Setting Time (OPA101) $\begin{aligned} & \epsilon=1 \% \\ & \epsilon=0.1 \% \\ & \epsilon=001 \% \end{aligned}$ <br> Settling Time (OPA102) $\begin{aligned} & \epsilon=1 \% \\ & \epsilon=01 \% \\ & \epsilon=001 \% \end{aligned}$ <br> Small-Signal Overshoot OPA101 OPA102 <br> Rise Time <br> OPA101 <br> OPA102 <br> Phase Margın <br> OPA101 OPA102 <br> Overload Recovery(3) OPA101 OPA102 | ```Small Signal \(A C L=100\) \(V_{o}=20 \mathrm{~V}, \mathrm{p}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) \(\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\) \(A C L=-1\) \(A C L=-3\) \(V_{0}= \pm 5 \mathrm{~V}, \mathrm{ACL}^{=}=-1\), \(R_{L}=1 \mathrm{k} \Omega\) \(\mathrm{V}_{\mathrm{O}}= \pm 5 \mathrm{~V} ; \mathrm{ACL}=-3 ;\) \(R_{L}=1 \mathrm{k} \Omega\) \(R_{L}=1 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}\) ACL \(=+1\) \(A C L=+3\) 10\% to 90\%, Small Signal \(R_{L}=1 \mathrm{k} \Omega\) \(\mathrm{ACL}=+1\) \(A C L=+3\) ACL \(=-1,50 \%\) overdrive \(A C L=-3,50 \%\) overdrive``` | $\begin{gathered} 80 \\ 160 \\ \\ 5 \\ 10 \end{gathered}$ | 10 <br> Note 2 |  | ** |  |  | MHz <br> MHz <br> MHz <br> kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{sec}$ <br> $\mathrm{V} / \mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ <br> \% <br> \% <br> nsec <br> nsec <br> Degrees <br> Degrees <br> $\mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |
| Full Load <br> No Load | $\begin{aligned} & V_{0}= \pm 10 \mathrm{~V}, R_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} ; R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \hline 94 \\ & 96 \\ & \hline \end{aligned}$ | $\begin{aligned} & 105 \\ & 108 \\ & \hline \end{aligned}$ |  | * | * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |
| Voltage <br> Current <br> Output Resistance <br> Short-Circuit Current <br> Capacitive Load Range <br> OPA101 <br> OPA102 | $\begin{aligned} & I_{0}= \pm 12 \mathrm{~mA} \\ & V_{0}= \pm 12 \mathrm{~V} \\ & \text { Open-Loop, } f=D C \\ & \\ & \text { Phase Margın } \geq 25^{\circ} \\ & A C L=+1 \\ & A C L=+3 \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 12 \end{aligned}$ | $\begin{aligned} & \pm 13 \\ & \pm 30 \\ & 500 \\ & \pm 45 \\ & \\ & 500 \\ & 300 \end{aligned}$ |  | * |  |  | V <br> mA <br> $\Omega$ <br> mA <br> pF <br> pF |
| INPUT OFFSET VOLTAGE |  |  |  |  |  |  |  |  |
| Initial Offset <br> vs Temperature <br> vs Supply Voltage <br> vs Time <br> Adjustment Range | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \leq \mathrm{TA}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C} \\ & \pm 5 \mathrm{VDC} \leq\|\mathrm{VCC}\| \leq \pm 20 \mathrm{VDC} \\ & \text { Circuit in "Connection } \\ & \text { Diagram" } \end{aligned}$ |  | $\begin{gathered} \pm 100 \\ \pm 6 \\ \pm 10 \\ \pm 10 \\ \pm 1 \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 10 \\ \pm 50 \end{gathered}$ |  | $\pm 50$ $\pm 3$ $*$ $*$ | $\begin{gathered} \pm 250 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{mo} . \\ \mathrm{mV} \end{gathered}$ |
| INPUT BIAS CURRENT |  |  |  |  |  |  |  |  |
| Initial Bias vs Temperature vs Supply Voltage | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -12 <br> Note 4 <br> Note 5 | -15 |  | $-6$ | -10 | pA |

ELECTRICAL (CONT)

| MODEL |  | OPA101/102AM |  |  | OPA101/102BM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | CONDITION | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT DIFFERENCE CURRENT |  |  |  |  |  |  |  |  |
| Initial Difference vs Temperature vs Supply Voltage | $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\pm 3$ <br> Note 4 <br> Note 5 | $\pm 6$ |  | $\pm 15$ $*$ | $\pm 4$ | pA |
| INPUT IMPEDANCE |  |  |  |  |  |  |  |  |
| Differential <br> Resistance <br> Capacitance <br> Common-mode <br> Resistance <br> Capacitance |  |  | $\begin{gathered} 1012 \\ 1 \\ 1013 \\ 3 \end{gathered}$ |  |  | * |  | $\Omega$ pF <br> $\Omega$ pF |

ABSOLUTE MAXIMUM RATINGS

| Supply | $\pm 20 \mathrm{VDC}$ |
| :---: | :---: |
| Internal Power Dissıpatıon(1) | 750 mW |
| Differential Input Voltage(2) | $\pm 20 \mathrm{VDC}$ |
| Input Voltage, Either Input(2) | $\pm 20 \mathrm{VDC}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 seconds) | $+300^{\circ} \mathrm{C}$ |
| Output Short-Circuit Duration(3) | 60 seconds |
| Junction Temperature | $+175{ }^{\circ} \mathrm{C}$ |
| NOTES |  |
| 1. Package must be derated according to the details in the Application Information section |  |
| 2. For supply voltages less than $\pm 20 \mathrm{VDC}$, the absolute maximum input is equal to the supply voltage |  |
| 3. Short-circuit may be to ground only. See discussion of Thermal Model in the Application Information section |  |

CONNECTION DIAGRAM

3. Time required for output to return from saturation to linear operation following the removal of an input overdrive signal
4 Doubles approximately every $85^{\circ} \mathrm{C}$
5 See Typical Performance Curves

## MECHANICAL SPECIFICATIONS



## PIN CONFIGURATION



## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{C C}= \pm 15 \mathrm{VDC}$, unless otherwise noted. Performance curves apply to both OPA101 and OPA102 unless otherwise noted.)

INPUT NOISE VOLTAGE

VS FREQUENCY


PEAK-TO-PEAK INPUT NOISE VOLTAGE



OPEN-LOOP FREQUENCY RESPONSE


TOTAL INPUT NOISE VOLTAGE
VS FREQUENCY


INPUT NOISE CURRENT


LARGE SIGNAL TRANSIENT RESPONSE


LARGE SIGNAL TRANSIENT RESPONSE


## RMS INPUT NOISE VOLTAGE



COMMON-MODE REJECTION


SMALL SIGNAL TRANSIENT RESPCNSE


SMALL SIGNAL TRANSIENT RESPONSE


FREQUENCY CHARACTERISTICS
VS SUPPLY VOLTAGE


FREQUENCY CHARACTERISTICS
VS SUPPLY VOLTAGE


Supply Voltage ( $\pm$ Vcc)
COMMON-MODE REJECTION VS COMMON-MODE INPUT VOLTAGE


STABILIZATION TIME OF INPUT OFFSET VOLTAGE FROM POWER TURN-ON


FREQUENCY CHARACTERISTICS VS AMBIENT TEMPERATURE


FREQUENCY CHARACTERISTICS
VS AMBIENT TEMPERATURE


QUIESCENT SUPPLY CURRENT
VS SUPPLY VOLTAGE


THERMAL RESPONSE TIME OF INPUT OFFSET
VOLTAGE FROM HEAT APPLICATION

OVERLOAD RECOVERY TIME
VS CLOSED-LOOP GAIN


Closed-Loop Gain (VN) OVERLOAD RECOVERY TIME
VS CLOSED-LOOP GAIN


VOLTAGE GAIN VS SUPPLY VOLTAGE


OUTPUT VOLTAGE VS OUTPUT CURRENT



## APPLICATION INFORMATION

## INTRODUCTION

The availability of detailed noise spectral density characteristics for the OPA101/102 amplifiers allows an accurate noise error analysis in a variety of different circuit configurations. The fact that the spectral characteristics are guaranteed maximums allows absolute noise errors to be truly bounded. Other FET amplifiers normally use simpler specifications of rms noise in a given bandwidth (typically 10 Hz to 10 kHz ) and peak-topeak noise (typically specified in the band 0.1 Hz to 10 Hz ). These specifications do not contain enough information to allow accurate analysis of noise behavior in any but the simplest of circuit configurations.


FIGURE 1. Noise Model of OPA101/102.
Noise in the OPA101/102 can be modeled as shown in Figure 1. This model is the same form as the DC model for offset voltage ( $\mathrm{E}_{\mathrm{OS}}$ ) and bias currents ( $\mathrm{I}_{\mathrm{B}}$ ). In fact, if the voltage $e_{n}(t)$ and currents $i_{n}(t)$ are thought of as general instantaneous error sources, then they could represent either noise or DC offsets. The error equations for the general instantaneous model are shown in Figure 2 below.


FIGURE 2. Circuit With Error Sources.

If the instantaneous terms represent DC errors (i.e., offset voltage and bias currents) the equation is a useful tool to compute actual errors. It is not, however, useful in the same direct way to compute noise errors. The basic problem is that noise cannot be predicted as a function of time. It is a random variable and must be described in probabilistic terms. It is normally described by some type of average - most commonly the rms value.
$\mathrm{N}_{\mathrm{rms}} \triangleq \triangleq \sqrt{1 / \mathrm{T} \int_{0}^{\mathrm{T}} \mathrm{n}^{2}(\mathrm{t}) \mathrm{dt}}$
where $N_{r m s}$ is the rms value of some random variable $n(t)$. In the case of amplifier noise, $n(t)$ represents either $e_{n}(t)$ or $i_{n}(t)$.
The internal noise sources in operational amplifiers are normally uncorrelated. That is, they are randomly related to each other in time and there is no systematic phase relationship. Uncorrelated noise quantities are combined as root-sum-squares. Thus, if $n_{1}(t), n_{2}(t)$, and $n_{3}(t)$ are uncorrelated then their combined value is
$\mathrm{N}_{\text {TOTAL }}{ }_{\mathrm{rms}}=\sqrt{\mathrm{N}_{\mathrm{l}}{ }^{2}{ }_{\text {rms }}+\mathrm{N}_{2}{ }^{2}{ }_{\text {rms }}+\mathrm{N}_{3}{ }^{2}{ }_{\text {rms }}}$
The basic approach in noise error calculations then is to identify the noise sources, segment them into conveniently handled groups (in terms of the shape of their noise spectral densities), compute the rms value of each group, and then combine them by root-sum-squares to get the total noise.

## TYPICAL APPLICATION

The circuit in Figure 3 is a common application of a low noise FET amplifier. It will be used to demonstrate the above noise calculation method.


FIGURE 3. Pin Photo Diode Application.
CR1 is a PIN photo diode connected in the photovoltaic mode ( no bias voltage) which produces an output current $\mathrm{i}_{\mathrm{in}}$ when exposed to the light, $\lambda$.
A more complete circuit is shown in Figure 4. The values shown for $C_{1}$ and $R_{1}$ are typical for small geometry PIN diodes with sensitivities in the range of $0.5 \mathrm{~A} / \mathrm{W}$. The value of $C_{2}$ is what would be expected from stray capacitance with moderately careful layout ( 0.5 pF to 2 pF ). A larger value of $\mathrm{C}_{2}$ would normally be used to limit the bandwidth and reduce the voltage noise at higher frequencies.

FIGURE 4. Noise Model of Photo Diode Application.


In Figure 4, $e_{n}$ and $i_{n}$ represent the amplifier's voltage and current spectral densities, $e_{n}(\omega)$ and $i_{n}(\omega)$ respectively. These are shown in Figure 5.


FIGURE 5.Noise Voltage and Current Spectral Density.
Figure 6 shows the desired "gain" of the circuit (transimpedance of $e_{0} / i_{1 n}=Z_{2}(s)$ ). It has a single-pole rolloff at $f_{2}=1 /\left(2 \pi R_{2} C_{2}\right)=\omega_{2} / 2 \pi$. Output noise is minimized if $f_{2}$ is made smaller. Normally $R_{2}$ is chosen for the desired DC transimpedance based on the full scale input current ( $i_{1 n}$ full scale) and maximum output ( $e_{0}$ $\max$ ). Then $C_{2}$ is chosen to make $f_{2}$ as small as possible consistent with the necessary signal frequency response.


FIGURE 6. Transimpedance.

## Voltage Noise

Figure 7 shows the noise voltage gain for the circuit in Figure 4. It is derived from the equation
$e_{0}=e_{n}\left[\frac{A}{1+A \beta}\right]=e_{n} \frac{1}{\beta}\left[\frac{1}{1+\frac{1}{A \beta}}\right]$
where:
$A=A(\omega)$ is the open-loop gain
$\beta=\beta(\omega)$ is the feedback factor. It is the amount of output voltage feedback to the input of the op amp.
$\mathrm{A} \beta=\mathrm{A}(\omega) \beta(\omega)$ is the loop gain. It is the amount of the output voltage feedback to the input and then amplified and returned to the output.


FIGURE 7. Noise Voltage Gain.

Note that for large loop gain ( $\mathrm{A} \beta \gg 1$ )

$$
\begin{equation*}
\mathrm{e}_{\mathrm{o}} \approx \mathrm{e}_{\mathrm{n}} \frac{1}{\beta} \tag{4}
\end{equation*}
$$

For the circuit in Figure 4 it can be shown that
$\frac{1}{\beta}=1+\frac{R_{2}\left(R_{1} C_{1} s+1\right)}{R_{1}\left(R_{2} C_{2} s+1\right)}$.

This may be rearranged to

$$
\frac{1}{\beta}=\frac{\mathrm{R}_{2}+\mathrm{R}_{1}}{\mathrm{R}_{1}}\left[\frac{\tau_{\mathrm{a}} \mathrm{~s}+1}{\tau_{2} \mathrm{~s}+1}\right]
$$

where $\tau_{\mathrm{a}}=\left(\mathrm{R}_{1} \| \mathrm{R}_{2}\right)\left(\mathrm{C}_{1} \| \mathrm{C}_{2}\right)$

$$
\begin{equation*}
=\left[\frac{\mathbf{R}_{1} \mathbf{R}_{2}}{\mathbf{R}_{1}+\mathbf{R}_{2}}\right]\left(\mathrm{C}_{1}+\mathrm{C}_{2}\right) \tag{5b}
\end{equation*}
$$

and $\quad \tau_{2}=\mathrm{R}_{2} \mathrm{C}_{2}$.
Then, $\mathrm{f}_{\mathrm{a}}=\frac{1}{2 \pi \tau_{\mathrm{a}}}$ and $\mathrm{f}_{2}=\frac{1}{2 \pi \tau_{2}}$.

For very low frequencies ( $f \ll f_{d}$ ), s approaches zero and equation 5 becomes

$$
\begin{equation*}
\frac{1}{\beta}=1+\frac{R_{2}}{R_{1}} \tag{6}
\end{equation*}
$$

For very high frequencies $\left(\mathrm{f}>\mathrm{f}_{2}\right)$, s approaches infinity and equation 5 becomes

$$
\begin{equation*}
\frac{1}{\beta}=1+\frac{C_{1}}{C_{2}} \tag{7}
\end{equation*}
$$

The noise voltage spectral density at the output is obtained by multiplying the amplifier's noise voltage spectral density (Figure 5a) times the circuits noise gain (Figure 7). Since both curves are plotted on log-logscales the multiplication can be performed by the addition of the two curves. The result is shown in Figure 8.


FIGURE 8. Output Noise Voltage Spectral Density.
The total rms noise at the amplifier's output due to the amplifier's internal voltage noise is derived from the $e_{0}(\omega)$ function in Figure 8 with the following expression:
$E_{o \mathrm{rms}}=\sqrt{{\int_{-\infty}^{+\infty}}^{+\infty} \mathrm{e}_{0}{ }^{2}(\omega) \mathrm{d} \omega}$

It is both convenient and informative to calculate the rms noise using a piecewise approach (region-by-region) for each of the four regions indicated in Figure 8.
Region 1; $f_{1}=0.01 \mathrm{~Hz}$ to $f_{c}=100 \mathrm{~Hz}$

$$
\begin{align*}
\mathrm{E}_{\mathrm{nl} \mathrm{rm}} & =\mathrm{K}_{1}\left(1+\frac{\mathrm{R}_{2}}{\mathrm{R}_{1}}\right) \sqrt{\ln \left(\mathrm{f}_{\mathrm{c}} / \mathrm{f}_{1}\right)}  \tag{9}\\
& =80 \mathrm{nV} / \sqrt{\mathrm{Hz}}\left(1+\frac{10^{7}}{10^{8}}\right) \sqrt{\ln \frac{100}{0.01}}  \tag{9a}\\
& =0.267 \mu \mathrm{~V}
\end{align*}
$$

This region has the characteristic of $1 / \mathrm{f}$ or "pink" noise (slope of -10 dB per decade on the $\log -\log$ plot of $e_{n}(\omega)$ ). The selection of 0.01 Hz is somewhat arbitrary but it can be shown that for this example there would be only negligible additional contribution by extending $f_{1}$ several decades lower. Note that $K_{1}\left(1+R_{2} / R_{1}\right)$ is the value of $e_{0}$ at $\mathrm{f}=1 \mathrm{~Hz}$.

Region 2; $f_{c}=100 \mathrm{~Hz}$ to $f_{a}=673 \mathrm{~Hz}$

$$
\begin{aligned}
E_{n 2 r m s} & =K_{2}\left(1+\frac{R_{2}}{R_{1}}\right) \sqrt{f_{a}-f_{c}} \\
& =8 n \mathrm{nV} / \sqrt{\mathrm{Hz}}\left(1+\frac{10^{7}}{10^{8}}\right) \sqrt{673-100} \\
& =0: 21 \mu \mathrm{~V}
\end{aligned}
$$

This is a region of "white" noise which leads to the form of equation (10).
Region 3; $\mathrm{f}_{\mathrm{a}}=673 \mathrm{~Hz}$ to $\mathrm{f}_{2}=15.9 \mathrm{kHz}$

$$
\begin{align*}
\mathrm{E}_{\mathrm{n} 3 \mathrm{rms}} & =\mathrm{K}_{2} \cdot \mathrm{~K}_{3} \sqrt{\frac{\mathrm{f}_{2}{ }^{3}}{3}-\frac{\mathrm{f}_{\mathrm{d}}{ }^{3}}{3}}  \tag{11}\\
& =8 \mathrm{nV} / \sqrt{\mathrm{Hz}}\left(1.63 \times 10^{-3}\right) \sqrt{\frac{(15.9 \mathrm{k})^{3}}{3}-\frac{(673)^{3}}{3}}  \tag{11a}\\
& =15.1 \mu \mathrm{~V}
\end{align*}
$$

This is the region of increasing noise gain (slope of $+20 \mathrm{~dB} /$ decade on the log-log plot) caused by the lead network formed by the resistance $R_{1} \| R_{2}$ and the capacitance $\left(C_{1}+C_{2}\right)$. Note that $K_{3} \bullet K_{2}$ is the value of the $e_{o}(\omega)$ function for this segment projected back to 1 Hz .

Region 4; f $>15.9 \mathrm{kHz}$

$$
\begin{align*}
E_{n 4 \mathrm{rms}} & =K_{2}\left(1+\frac{C_{1}}{C_{2}}\right) \sqrt{\left[\frac{\pi}{2}\right] f_{3}-f_{2}}  \tag{12}\\
& =8 \mathrm{nV} / \sqrt{\mathrm{Hz}}\left(1+\frac{25}{1}\right) \sqrt{\left[\frac{\pi}{2}\right] 380 \mathrm{k}-15.9 \mathrm{k}}  \tag{12a}\\
& =158.5 \mu \mathrm{~V}
\end{align*}
$$

This is a region of white noise with a single order rolloff at $\mathrm{f}_{3}=380 \mathrm{kHz}$ caused by the intersection of the $1 / \beta$ curve and the open-loop gain curve. The value of 380 kHz is obtained from observing the intersection point of Figure 7. The $\pi / 2$ applied to $f_{3}$ is to convert from a 3 dB corner frequency to an effective noise bandwidth.

## Current Noise

The output voltage component due to current noise is equal to:
$\mathrm{E}_{\mathrm{n} 1}=\mathrm{i}_{\mathrm{n}} \times \mathrm{Z}_{2}(\mathrm{~s})$
where $Z_{2}(s)=R_{2} \| X_{C_{2}}$
This voltage may be obtained by combining the information from figures 5 (b) and 6 together with the open loop gain curve of Figure 7. The result is shown in Figure 9 below.


FIGURE 9. Output Voltage Due to Noise Current.
Using the same techniques that were used for the voltage noise:
Region $1 ; 0.1 \mathrm{~Hz}$ to 10 kHz

$$
\begin{align*}
\mathrm{E}_{\mathrm{n} 11} & =1.4 \times 10^{-8} \sqrt{10 \mathrm{k}-0.1}  \tag{14}\\
& =1.4 \mu \mathrm{~V}
\end{align*}
$$

Region 2; 10 kHz to 15.9 kHz

$$
\begin{align*}
\mathrm{E}_{\mathrm{n} 12} & =1.4 \times 10^{-12} \sqrt{\frac{(15.9 \mathrm{k})^{3}}{3}-\frac{(10 \mathrm{k})^{3}}{3}}  \tag{14a}\\
& =1.4 \mu \mathrm{~V}
\end{align*}
$$

Region 3; f $>15.9 \mathrm{kHz}$

$$
\begin{align*}
\mathrm{E}_{\mathrm{n} 13} & =2.2 \times 10^{-8} \sqrt{\frac{\pi}{2} 380 \mathrm{k}-15.9 \mathrm{k}}  \tag{14b}\\
= & 16.8 \mu \mathrm{~V} \\
\mathrm{E}_{\mathrm{n} 1} \text { total } & =10^{-6} \sqrt{(1.4)^{2}+(1.4)^{2}+(16.8)^{2}}  \tag{14c}\\
\quad= & 16.9 \mu \mathrm{~V}_{\mathrm{rms}}
\end{align*}
$$

## Resistor Noise

For a complete noise analysis of the circuit in Figure 4, the noise of the feedback resistor, $\mathrm{R}_{2}$, must also be included. The thermal noise of the resistor is given by:

$$
\begin{align*}
& \mathrm{E}_{\mathrm{R} \text { rms }}=\sqrt{4 \mathrm{kTRB}}  \tag{15}\\
& \mathrm{~K}=\text { Boltzmann's constant }=1.38 \times 10^{-23} \\
& \quad \text { Joules } /{ }^{\circ} \text { Kelvin } \\
& \mathrm{T}=\text { Absolute temperature (degrees Kelvin) } \\
& \mathrm{R}=\text { Resistance (ohms) } \\
& \mathrm{B}=\text { Effective noise bandwidth }(\mathrm{Hz}) \text { (ideal filter } \\
& \quad \text { assumed) }
\end{align*}
$$

At $25^{\circ} \mathrm{C}$ this becomes
$\mathrm{E}_{\mathrm{R}} \mathrm{rms} \approx 0.13 \sqrt{\mathrm{RB}}$
$\mathrm{E}_{\mathrm{R}} \mathrm{rms}$ in $\mu \mathrm{V}$
R in $\mathrm{M} \Omega$
B in Hz

For the circuit in Figure 4

$$
\begin{aligned}
& \mathrm{R}_{2}=10^{7} \Omega=10 \mathrm{M} \Omega \\
& \mathrm{~B}=\frac{\pi}{2}\left(\mathrm{f}_{2}\right)=\frac{\pi}{2} 15.9 \mathrm{k}
\end{aligned}
$$

Then

$$
\begin{aligned}
\mathrm{E}_{\mathrm{R}} \mathrm{rms} & =(411 \mathrm{nV} / \sqrt{\mathrm{Hz}}) \sqrt{\mathrm{B}} \\
= & (411 \mathrm{nV} / \sqrt{\mathrm{Hz}}) \sqrt{\frac{\pi}{2} 15.9 \mathrm{kHz}} \\
= & 64.9 \mu \mathrm{~V} \mathrm{rms}
\end{aligned}
$$

## Total Noise

The total noise may now be computed from

$$
\begin{aligned}
& \mathrm{E}_{\mathrm{n} \text { total }}=\sqrt{\mathrm{E}_{\mathrm{n} 1}^{2}+\mathrm{E}_{\mathrm{n} 2}^{2}+\mathrm{E}_{\mathrm{n} 3}^{2}+\mathrm{E}_{\mathrm{n} 4}^{2}+\mathrm{E}_{\mathrm{nR}}^{2}+\mathrm{E}_{\mathrm{ni}}{ }^{2}} \\
& =\sqrt{0.267^{2}+0.21^{2}+15.1^{2}+158.5^{2}+64.9^{2}+16.9^{2}} \\
& =\sqrt{0.07+0.04+228+25122+4212+286} \\
& =173 \mu \mathrm{~V} \mathrm{rms}
\end{aligned}
$$

r resistor noise as a function of $\sqrt{R}$, but it also lowers the
desired signal gain as a direct function of $R$. Thus, lowering $R$ reduces the signal-to-noise ratio at the output which shows that the feed back resistor should be as large as possible. The noise contribution due to $\mathrm{R}_{2}$ can be decreased by raising the value of $C_{2}$ (lowering $f_{2}$ ) but this reduces signal bandwidth.
It is interesting to note that the current noise of the amplifier accounted for only $1 \%$ of the total $E_{n}$. This is different than would be expected when comparing the current and voltage spectral densities with the size of the feedback resistor. For example, if we define a characteristic value of resistance as

$$
\begin{align*}
\mathrm{R}_{\text {characterstic }} & =\frac{\overline{\mathrm{e}_{\mathrm{n}}(\omega)}}{\mathrm{i}_{\mathrm{n}}(\omega)} \text { at } \mathrm{f}=10 \mathrm{kHz}  \tag{17}\\
& =\frac{8 \mathrm{nV} / \sqrt{\mathrm{Hz}}}{1.4 \mathrm{fA} / \sqrt{\mathrm{Hz}}} \\
& =5.7 \mathrm{M} \Omega
\end{align*}
$$

Thus, in simple transimpedance circuits with feedback resistors greater than the characteristic value, the amplifier's current noise would cause more output noise than the amplifier's voltage noise. Based on this and the $10 \mathrm{M} \Omega$ feedback resistor in the example, the amplifier noise current would be expected to have a higher contribution than the noise voltage. The reason it does not in the example of Figure 4 is that the noise voltage has high gain at higher frequencies (Figure 7) and the noise current does not (Figure 6).
The fourth largest component of total noise comes from $\mathrm{E}_{\mathrm{n} 3}(0.8 \%)$. Decreasing $\mathrm{C}_{1}$ will also lower the term $\mathrm{K}_{2}(1+$ $C_{1} / C_{2}$ ). In this case, $f_{2}$ will stay fixed and $f_{a}$ will move to the right (i.e., the $+20 \mathrm{~dB} /$ decade slope segment will move
to the right). This can have a significant reduction on noise without lowering the signal bandwidth. This points out the importance of maintaining low capacitance at the amplifier's input in low noise applications.

## Shielding and Guarding

The low noise, low bias current and high input impedance of the OPA101/102 are well suited to a number of precision applications. In order to fully benefit from the outstanding specifications of this unit, careful layout, shielding, and guarding are required. Careless signal wiring or printed circuit board layout can easily degrade circuit performance several orders of magnitude below the capability of the OPA101/102.
As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry. The metal case of the OPA101/102 is connected to pin 8 and is not connected to any internal amplifier circuitry. Thus it is possible to use the case as a shield to reduce noise pickup.
Unless care is used, leakage currents across printed circuit boards can easily exceed the bias current of the OPA101/ 102. To avoid leakage problems, it is recommended that a Teflon IC socket be used or that at least the signal input lead of the amplifier be wired to a Teflon standoff. If this is not done and instead the OPA101/ 102 is to be soldered directly into a printed circuit board, utmost care must be


FIGURE 10. Connection of Case Guard and Input Guard.


FIGURE 11. Ultra-Low Current to Voltage Converter.
used in planning the board layout. A "guard" pattern should completely surround the two amplifier input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 10). The amplifier case, pin 8, should also be connected to the guard. This insures that the entire amplifier circuitry is fully surrounded by the guard potential. This minimizes the voltage placed across any leakage paths and thus reduces leakage currents. In addition, noise pickup is also reduced.
Figures 11,12 , and 13 show typical applications using the guard and case shielding.
Cleanliness is also a prime concern in low bias current circuits. It is recommended that after installation is complete the assembly be washed with a low residue solvent such as TMC Freon followed by rinsing with deionized water. The use of some form of high dielectric conformal coating such as a good two-part urathane should be considered if the assembly will be used in air environment which could deposit contaminants on the low current circuitry.


FIGURE 12. Ultra-High Input Impedance Noninverting
$\mathrm{T}_{\mathrm{J}}=$ Junction temperature (output load)
$\mathrm{T}_{\mathrm{J}}{ }^{*}=$ Junction temperature (no load)
$\mathrm{T}_{\mathrm{C}}=$ Case temperature
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature
$\theta_{\mathrm{CA}}=$ Thermal resistance, case-to-ambient

Circuit.

FIGURE 13. Low Drift Integrator.

## Thermal Model

Figure 14 is the thermal model for the OPA101/ 102 where:

$\theta_{\mathrm{HS}}=$ Effective thermal resistance of the heat sink
$P_{D Q}=$ Quiescent power dissipation

$$
1+V_{C C} \mid I \text { +quiescent }+\left|-V_{C C}\right| I_{-q u i e s c e n t ~}
$$

$P_{D X}=$ Power dissipation in the output transistor

$$
=\left(\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\mathrm{CC}}\right) \mathrm{I}_{\text {OUT }}
$$

(In a complementary output stage only one output transistor is conducting current at a time.)


FIGURE 14. OPA101/102 Thermal Model
This model is obviously not the simple one-power source model used with most linear integrated circuits. It is, however, a more accurate model for multichip hybrid integrated circuits where the quiescent power is dissipated in the input stage and the internal power dissipation due to the load is dissipated in a somewhat physically separated output stage.
The model in Figure 14 must be used in conjunction with the OPA 101/ 102 's absolute maximum ratings of internal power dissipation and junction temperature to determine the derated power dissipation capability of the package.
As an example of how to use this model, consider this problem: Determine the output transistor junction temperature when the output has its maximum load resistance and is operated at the worst-case output voltage conditions. Assume $\mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Maximum $P_{D x}$ occurs where $V_{\text {out }}=1 / 2 V_{C c}$. Then
$P_{\mathrm{DX} \text { max }}=\frac{\left(\mathrm{V}_{\mathrm{CC}}\right)^{2}}{4 \mathrm{R}_{\text {load }}}$

$$
\begin{align*}
\mathrm{T}_{1}=\mathrm{T}_{\mathrm{A}}+\mathrm{P}_{\mathrm{DQ}} & {\left[\theta_{2}+\left(\theta_{\mathrm{HS}} \| \theta_{\mathrm{CA}}\right)\right] } \\
& +\mathrm{P}_{\mathrm{DX}}\left[\theta_{1}+\theta_{2}+\left(\theta_{\mathrm{HS}} \| \theta_{\mathrm{CA}}\right)\right] \tag{19}
\end{align*}
$$

where $\left(\theta_{\mathrm{HS}} \| \theta_{\mathrm{CA}}\right)=\frac{\theta_{\mathrm{HS}} \theta_{\mathrm{CA}}}{\theta_{\mathrm{HS}}+\theta_{\mathrm{CA}}}=90^{\circ} \mathrm{C} / \mathrm{W}$
Substituting appropriate values yields
$\mathrm{T}_{\mathrm{J}}=25^{\circ}+(30 \mathrm{~V} \times 8 \mathrm{~mA})\left[85^{\circ} \mathrm{C} / \mathrm{W}+90^{\circ} \mathrm{C} / \mathrm{W}\right]$

$=25^{\circ} \mathrm{C}+42^{\circ} \mathrm{C}+14^{\circ} \mathrm{C}=\mathrm{T}_{\mathrm{A}}+56^{\circ} \mathrm{C}$
$=81^{\circ} \mathrm{C}$

The conclusion is that under a worst-case output voltage condition and with a $1 \mathrm{k} \Omega$ load the junction temperature rise is $56^{\circ} \mathrm{C}$ above ambient. Thus, under these conditions, the device could be operated in an ambient up to $119^{\circ} \mathrm{C}$ without exceeding the $175^{\circ} \mathrm{C}$ junction temperature rating. A similar analysis for conditions of the output shortcircuited to ground where
$\mathbf{P}_{\mathrm{DX} \mathrm{ss}}=\mathrm{V}_{\mathrm{CC}} \mathbf{I}_{\text {(output limut) }}$
shows that the maximum junction temperature rating of $175^{\circ} \mathrm{C}$ is exceeded. Thus, the output should not be shorted to ground for sustained periods of time.

## HEAT SINK

The heat sink used on the OPA101/102 should not be removed. It has the effect of reducing the package thermal resistance from $150^{\circ} \mathrm{C} / \mathrm{W}$ to about $90^{\circ} \mathrm{C}$ per watt. Removing the heat sink would naturally increase the junction temperature of the amplifier which would in turn raise the input bias current. The change in thermal resistance also affects the noise performance. Removing the heat sink would increase the noise in the $1 / \mathrm{f}$ region.

OPA111

MILITARY \& DIE
VERSIONS
AVAILABLE

## Low Noise Precision Difet ${ }^{\text {® }}$ OPERATIONAL AMPLIFIER

## DESCRIPTION

The OPA111 is a precision monolithic dielectricallyisolated FET (Difer ${ }^{\circledR}$ ) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications.
Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to $\mathrm{BIFET}^{\circledR}$ amplifiers.
Very-low bias current is obtained by dielectric isolation with on-chip guarding.
Laser trimming of thin-film resistors gives very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patented). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.

## APPLICATIONS

- Precision instrumentation
- DATA ACQUISITION
- TEST EQUIPMENT
- OPTOELECTRONICS
- MEDICAL EQUIPMENT-CAT SCANNER
- RADIATION HARD EQUIPMENT


## FEATURES

- LOW NOISE: $100 \%$ tested, $8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ max at 10 kHz
- LOW BIAS CURRENT: IpA max
- LOW OFFSET: $250 \mu \mathrm{~V}$ max
- LOW DRIFT: $1 \mu V /{ }^{\circ} \mathrm{C}$ max
- HIGH OPEN-LOOP GAIN: 12OdB min
- HIGH COMMON-MODE REJECTION: 100dB min

CASE AND SUBSTRATE


OPAIII SIMPLIFIED CIRCUIT

## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted. Pin 8 connected to ground.

| PARAMETER | CONDITIONS | OPA111AM |  |  | OPA111BM |  |  | OPA111SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| NOISE $\text { Voltage, } \begin{aligned} \mathrm{f}_{\mathrm{o}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =1 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{o}} & =10 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}} & =10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}} & =01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Current, $f_{\mathrm{B}}=01 \mathrm{~Hz}$ to 10 Hz $f_{0}=01 \mathrm{~Hz} \text { thru } 20 \mathrm{kHz}$ | $100 \%$ tested $100 \%$ tested 100\% tested $100 \%$ tested $100 \%$ tested (1) (1) (1) |  | $\begin{array}{r} 40 \\ 15 \\ 8 \\ 6 \\ 0.7 \\ 16 \\ 95 \\ 05 \end{array}$ | $\begin{array}{r} 80 \\ 40 \\ 15 \\ 8 \\ 12 \\ 33 \\ 15 \\ 08 \end{array}$ |  | $\begin{array}{r} 30 \\ 11 \\ 7 \\ 6 \\ 06 \\ 12 \\ 75 \\ 04 \end{array}$ | $\begin{array}{r} 60 \\ 30 \\ 12 \\ 8 \\ 1.0 \\ 25 \\ 12 \\ 06 \end{array}$ |  | $\begin{array}{r} 40 \\ 15 \\ 8 \\ 6 \\ 0.7 \\ 16 \\ 95 \\ 05 \end{array}$ | $\begin{array}{r} 80 \\ 40 \\ 15 \\ 8 \\ 12 \\ 3.3 \\ 15 \\ 08 \end{array}$ | $n V / \sqrt{H z}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{V}$, rms <br> $\mu \mathrm{V}$, p-p <br> fA, p-p <br> $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(2)}$ <br> Input Offset Voltage Average Drift Supply Rejection | $\begin{gathered} \mathrm{V}_{\mathrm{Cm}}=O \mathrm{VDC} \\ \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } T_{\text {MAX }} \\ \mathrm{V}_{\mathrm{cc}}- \pm 10 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ | 90 | $\begin{gathered} \pm 100 \\ \pm 2 \\ 110 \\ \pm 3 \end{gathered}$ | $\begin{aligned} & \pm 500 \\ & \pm 5 \\ & \pm 31 \end{aligned}$ | 100 | $\begin{gathered} \pm 50 \\ \pm 05 \\ 110 \\ \pm 3 \end{gathered}$ | $\begin{gathered} \pm 250 \\ \pm 1 \\ \pm 10 \end{gathered}$ | 90 | $\begin{gathered} \pm 100 \\ \pm 2 \\ 110 \\ \pm 3 \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 5 \\ \pm 31 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| BIAS CURRENT ${ }^{(2)}$ <br> Input Bias Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | $\pm 08$ | $\pm 2$ |  | $\pm 05$ | $\pm 1$ |  | $\pm 08$ | $\pm 2$ | pA |
| OFFSET CURRENT ${ }^{(2)}$ <br> Input Offset Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | $\pm 05$ | $\pm 15$ |  | $\pm 025$ | $\pm 075$ |  | $\pm 0.5$ | $\pm 15$ | pA |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  |  | $\begin{aligned} & 10^{13} \text { \|\| } 1 \\ & 10^{14}\| \| 3 \end{aligned}$ |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 90 \end{gathered}$ | $\begin{gathered} \pm 11 \\ 110 \end{gathered}$ |  | $\pm 10$ 100 | $\pm 11$ 110 |  | $\pm 10$ 90 | $\pm 11$ 110 |  | V dB |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 114 | 125 |  | 120 | 125 |  | 114 | 125 |  | dB |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |  |  |  |
| Unity Gaın, Small Sıgnal Full Power Response Slew Rate Settling Time, 0 1\% $0 \text { 01\% }$ <br> Overload Recovery, $50 \%$ Operdrive ${ }^{\text {(3) }}$ | $\begin{gathered} 20 \mathrm{~V} p-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \\ \mathrm{~V}_{\mathrm{o}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \\ \text { Gain }=-1, R_{\mathrm{L}}=2 \mathrm{k} \\ 10 \mathrm{~V} \text { step } \\ \text { Gain }=-1 \end{gathered}$ | $\begin{gathered} 16 \\ 1 \end{gathered}$ | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 10 \\ \\ 5 \end{gathered}$ |  | 16 1 | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 6 \\ 10 \\ \\ 5 \end{gathered}$ |  | 16 1 | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 10 \\ 5 \end{gathered}$ |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{o}}= \pm 10 \mathrm{VDC} \\ \mathrm{DC} \text {, open loop } \\ \text { Gain }=+1 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 55 \\ \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \\ \hline \end{gathered}$ |  | $\begin{gathered} \pm 11 \\ \pm 55 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \\ \hline \end{gathered}$ |  | $\begin{gathered} \pm 11 \\ \pm 55 \\ \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Rated Voltage Voltage Range, Derated Performance Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 25 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 35 \end{gathered}$ | $\pm 5$ | $\pm 15$ $2.5$ | $\begin{gathered} \pm 18 \\ 35 \end{gathered}$ | $\pm 5$ | $\pm 15$ $2.5$ | $\begin{gathered} \pm 18 \\ 35 \end{gathered}$ | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification <br> Operatıng <br> Storage <br> $\theta$ Junction-Ambient | Ambient temp Ambient temp Ambient temp | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ | 200 | $\begin{array}{r} +85 \\ +125 \\ +150 \end{array}$ | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ | $200$ | $\begin{array}{r} +85 \\ +125 \\ +150 \end{array}$ | $\begin{aligned} & -55 \\ & -55 \\ & -65 \end{aligned}$ | 200 | $\begin{aligned} & +125 \\ & +125 \\ & +150 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTES. (1) Sample tested-this parameter is guaranteed. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed

[^0]ELECTRICAL [FULL TEMPERATURE RANGE SPECIFICATIONS]
At $V_{c c}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}$ to $\mathbf{T}_{\text {max }}$ unless otherwise noted.


ORDERING INFORMATION

| Model | Package | Temperature Range | Offset Voltage, $\max (\mu \mathrm{V})$ |
| :---: | :---: | :---: | :---: |
| OPA111AM OPA111BM OPA111SM | $\begin{aligned} & \text { TO-99 } \\ & \text { TO-99 } \\ & \text { TO-99 } \end{aligned}$ | $\begin{aligned} & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \pm 500 \\ & \pm 250 \\ & \pm 500 \end{aligned}$ |
| BURN-IN SCREENING OPTION |  |  |  |
| Model | Package | Temperature Range | $\begin{gathered} \text { Burn-In } \\ \text { Temp. (160h) }{ }^{(1)} \end{gathered}$ |
| OPA111AM-BI OPA111BM-BI OPA111SM-BI | $\begin{aligned} & \text { TO-99 } \\ & \text { TO-99 } \\ & \text { TO-99 } \end{aligned}$ | $\begin{aligned} & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & +125^{\circ} \mathrm{C} \\ & +125^{\circ} \mathrm{C} \\ & +125^{\circ} \mathrm{C} \end{aligned}$ |

NOTE: (1) Or equivalent combination of time and temperature.

| Supply | DC |
| :---: | :---: |
| Internal Power Dissipation ${ }^{(1)}$ | 500 mW |
| Differential Input Voltage ${ }^{(2)}$. | $\pm 36 \mathrm{VDC}$ |
| Input Voltage Range ${ }^{(2)}$ | $\pm 18 \mathrm{VDC}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operatıng Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 seconds) | $+300^{\circ} \mathrm{C}$ |
| Output Short Circuit Duration ${ }^{(3)}$ | Continuous |
| Junction Temperature | . $+175{ }^{\circ} \mathrm{C}$ |

## NOTES

(1) Packages must be derated based on $\theta_{\mathrm{JC}}=150^{\circ} \mathrm{C} / \mathrm{W}$ or $\theta_{\mathrm{JA}}=300^{\circ} \mathrm{C} / \mathrm{W}$
(2) For supply voltages less than $\pm 18 \mathrm{VDC}$ the absolute maximum input voltage is equal to $+18 \mathrm{~V}>\mathrm{V}_{\text {in }}>-\mathrm{V}_{\mathrm{cc}}-6 \mathrm{~V}$. See Figure 2
(3) Short circuit may be to power supply common only Rating applies to $+25^{\circ} \mathrm{C}$ ambient Observe dissipation limit and $\mathrm{T}_{J}$

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


TOTAL* INPUT VOLTAGE NOISE SPECTRAL


VOLTAGE AND CURRENT NOISE SPECTRAL



TOTAL* INPUT VOLTAGE NOISE (PEAK-TO-PEAK) vs SOURCE RESISTANCE


TOTAL INPUT VOLTAGE NOISE SPECTRAL DENSITY AT 1 kHz vs SOURCE RESISTANCE


## TYPICAL PERFORMANCE CURVES [CONT] <br> $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.






COMMON-MODE REJECTION
vs INPUT COMMON MODE VOLTAGE


GAIN-BANDWIDTH AND SLEW RATE
vs TEMPERATURE



GAIN-BANDWIDTH AND SLEW RATE


## TYPICAL PERFORMANCE CURVES [CONT]

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted


## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPAlll offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each $100 \mu \mathrm{~V}$ of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as 741 and AD547. The OPA1ll can replace most other amplifiers by leaving the external null circuit unconnected.


FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forwardbiased. Most BIFET amplifiers can be destroyed by the loss of $-V_{\text {cc }}$.
Unlike BIFET amplifiers, the Difef OPA111 requires input current limiting resistors only if its input voltage is greater than 6 volts more negative than $=V_{c c}$. A $10 \mathrm{k} \Omega$ series resistor will limit input current to a safe level with up to $\pm 15 \mathrm{~V}$ input levels even if both supply voltages are lost.


FIGURE 2. Input Current vs Input Voltage with $\pm \mathrm{V}_{\mathrm{CC}}$ Pins Grounded.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.
Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is rquired to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.
Leakage currents across printed circuit boards can easily exceed the bias curent of the OPAIll. To avoid leakage problems, it is recommended that the signal input lead of the OPAlll be wired to a Teflon standoff. If the OPA111 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.
The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 3).
If guarding is not required, pin 8 (case) should be connected to ground.


FIGURE 3. Connection of Input Guard.

## NOISE: FET VERSUS BIPOLAR

Low noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the lower voltage noise of a bipolar
operational amplifier is superior, but at higher impedances the high current noise of a bipolar amplifier becomes a serious liability. Above about $15 \mathrm{k} \Omega$ the OPAlll will have lower total noise than an OP-27 (see Figure 4).


FIGURE 4. Voltage Noise Spectral Density Versus Source Resistance.

## BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 5). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPAlll is not compromised by commonmode voltage.


FIGURE 5. Input Bias Current Versus Common-Mode Voltage.

## BURN-IN SCREENING

Burn-in screening is an option available for the models indicated in the Ordering Information table. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

## APPLICATIONS CIRCUITS

Figures 6 through 18 are circuit diagrams of various applications for the OPA111.


FIGURE 6. Pyroelectric Infrared Detector.


FIGURE 7. Zero-Bias Schottky Diode Square-Law RF Detector.


FIGURE 8. Computerized Axial Tomography (CAT) Scanner Channel Amplifier.


FIGURE 9. High Impedance ( $10^{14} \Omega$ ) Amplifier.


FIGURE 10. Sensitive Photodiode Amplifier.


FIGURE 11.60 Hz Reject Filter.


OPA111

FIGURE 12. Piezoelectric Transducer Charge Amplifier.


FIGURE 13. RIAA Equalized Phono Preamplifier.


FIGURE 14. High Sensitivity (under $\ln W$ ) Fiber Optic Receiver for 9600 Baud Manchester Data.


FIGURE 15. 0.6Hz Second Order Low-Pass Filter.


FIGURE 16. 'N'Stage Parallel-Input Amplifier For Reduced Relative Amplifier Noise At The Output.


FIGURE 17. FET Input Instrumentation Amplifier.


OPA111

FIGURE 18. Low-Droop Positive Peak Detector.

## Low Cost Precision Difet ${ }^{\text {® }}$ OPERATIONAL AMPLIFIER

## FEATURES

- LOW NOISE: $6 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ typ at 10 kHz
- LOW BIAS CURRENT: 5pA max
- LOW OFFSET: 2mV max
- LOW DRIFT: $3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ typ
- HIGH OPEN-LOOP GAIN: IIOdB min
- HIGH COMMON-MODE REJECTION: 86dB min


## DESCRIPTION

The OPA121 is a precision monolithic dielectricallyisolated FET (Difef ${ }^{\circledR}$ ) operational amplifier. Outstanding performance characteristics are now available for low-cost applications.
Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET® amplifiers.
Very low bias current is obtained by dielectric isolation with on-chip guarding.
Laser-trimming of thin-film resistors gives very low offset and drift. Extremely low noise is achieved with new circuit design techniques (patented). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.
Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.

BIFET® National Semiconductor Corp., Difer ${ }^{\circledR}$ Burr-Brown Corp.

## APPLICATIONS

- OPTOELECTRONICS
- data acquisition
- TEST EQUIPMENT
- MEDICAL EQUIPMENT
- RADIATION HARD EQUIPMENT

CASE (T0-99) AND SUBSTRATE


## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted. Pin 8 connected to ground.

| PARAMETER | CONDITIONS | OPA121KM |  |  | OPA121KP/KU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |
| NOISE $\begin{aligned} \text { Voltage, } & \mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =1 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{o}} & =10 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}} & =10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}} & =01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ \text { Current, } & \mathrm{f}_{\mathrm{B}}=01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =01 \mathrm{~Hz} \text { thru } 20 \mathrm{kHz} \end{aligned}$ | (1) <br> (1) <br> (1) <br> (1) <br> (11) <br> (1) <br> (1) <br> (1) |  | $\begin{gathered} 40 \\ 15 \\ 8 \\ 6 \\ 07 \\ 1.6 \\ 15 \\ 08 \end{gathered}$ |  |  | $\begin{aligned} & 50 \\ & 18 \\ & 10 \\ & 7 \\ & 08 \\ & 2 \\ & 21 \\ & 11 \end{aligned}$ |  | $n V / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mu \vee p-p$ <br> fA, p-p <br> $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(2)}$ <br> Input Offset Voltage Average Drift Supply Rejection | $\begin{gathered} V_{C M}=O V D C \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{gathered}$ | 86 | $\begin{gathered} \pm 0.5 \\ \pm 3 \\ 104 \\ \pm 6 \end{gathered}$ | $\begin{gathered} \pm 2 \\ \pm 10 \\ \pm 50 \end{gathered}$ | 86 | $\begin{gathered} \pm 0.5 \\ \pm 3 \\ 104 \\ \pm 6 \end{gathered}$ | $\begin{gathered} \pm 3 \\ \pm 10 \\ \pm 50 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| BIAS CURRENT ${ }^{(2)}$ <br> Input Bias Current | $\begin{gathered} V_{С м}=0 V D C \\ \text { Device Operating } \end{gathered}$ |  | $\pm 1$ | $\pm 5$ |  | $\pm 1$ | $\pm 10$ | pA |
| OFFSET CURRENT ${ }^{(2)}$ Input Offset Current | $\begin{gathered} \mathrm{V}_{\text {См }}=0 \mathrm{VDCC} \\ \text { Device Operating } \end{gathered}$ |  | $\pm 07$ | $\pm 4$ |  | $\pm 07$ | $\pm 8$ | pA |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 86 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 104 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 82 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 100 \end{aligned}$ |  | $\underset{d B}{V}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 110 | 120 |  | 106 | 114 |  | dB |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |
| Unity Gaın, Small Sıgnal Full Power Response Slew Rate <br> Setting Time, 0 1\% 0 01\% <br> Overload Recovery. $50 \%$ Overdrive ${ }^{13)}$ | $\begin{gathered} 20 \mathrm{~V} p-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \text { Gain }=-1, R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ 10 \mathrm{~V} \text { step } \\ \text { Gain }=-1 \end{gathered}$ |  | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 10 \\ \hline \end{gathered}$ |  |  | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 10 \\ 5 \end{gathered}$ |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{s}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |
| Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current | $\begin{gathered} R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{DC}, \text { open loop } \\ \text { Gain }=+1 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 55 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \\ \hline \end{gathered}$ |  | $\begin{gathered} \pm 11 \\ \pm 55 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Rated Voltage <br> Voltage Range, Derated Performance <br> Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | $\pm 5$ | $\pm 15$ $2.5$ | $\begin{gathered} \pm 18 \\ 4.0 \end{gathered}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 2.5 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 4.5 \end{gathered}$ | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specification <br> Operating <br> Storage <br> $\theta$ Junction-Ambient | Ambient temp Ambient temp. Ambient temp. | $\begin{gathered} 0 \\ -40 \\ -65 \end{gathered}$ | 200 | $\begin{array}{r} +70 \\ +85 \\ +150 \end{array}$ | $\begin{gathered} 0 \\ -25 \\ -55 \end{gathered}$ | $150^{(4)}$ | $\begin{array}{r} +70 \\ +85 \\ +125 \end{array}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES (1) Sample tested (2) Offset voltage, offset current, and bias current are specified with the units fully warmed up (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a $50 \%$ input overdrive (4) $100^{\circ} \mathrm{C} / \mathrm{W}$ for KU grade

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
At $V_{C C}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ unless otherwise noted

| PARAMETER | CONDITIONS | OPA121KM |  |  | OPA121KP/KU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specification Range | Ambient temp | 0 |  | +70 | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| INPUT |  |  |  |  |  |  |  |  |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage Average Drift Supply Rejection | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ | 82 | $\begin{gathered} \pm 1 \\ \pm 3 \\ 94 \\ \pm 20 \end{gathered}$ | $\begin{gathered} \pm 3 \\ \pm 10 \\ \pm 80 \end{gathered}$ | 82 | $\begin{gathered} \pm 1 \\ \pm 3 \\ 94 \\ \pm 20 \end{gathered}$ | $\begin{gathered} \pm 5 \\ \pm 10 \\ \pm 80 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \\ \hline \end{gathered}$ |
| BIAS CURRENT ${ }^{(1)}$ <br> Input Bias Current | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC} \\ \text { Device operatıng } \end{gathered}$ |  | $\pm 23$ | $\pm 115$ |  | $\pm 23$ | $\pm 250$ | pA |
| OFFSET CURRENT ${ }^{(1)}$ Input Offset Current | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC} \\ \text { Device operatıng } \end{gathered}$ |  | $\pm 16$ | $\pm 100$ |  | $\pm 16$ | $\pm 200$ | pA |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 82 \end{gathered}$ | $\begin{gathered} \pm 11 \\ 98 \end{gathered}$ |  | $\begin{gathered} \pm 10 \\ 80 \end{gathered}$ | $\begin{gathered} \pm 11 \\ 96 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 106 | 116 |  | 100 | 110 |  | dB |
| RATED OUTPUT |  |  |  |  |  |  |  |  |
| Voltage Output Current Output Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{VDC} \end{gathered}$ | $\begin{gathered} \pm 105 \\ \pm 525 \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 40 \\ \hline \end{gathered}$ |  | $\begin{gathered} \pm 105 \\ \pm 525 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 40 \\ \hline \end{gathered}$ |  | $\begin{gathered} V \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Current, Quiescent | $10=0 \mathrm{mADC}$ |  | 25 | 45 |  | 25 | 50 | mA |

NOTES (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up

## MECHANICAL



## CONNECTION DIAGRAMS



ORDERING INFORMATION

| Model | Package | Temperature Range |  |
| :---: | :---: | :---: | :---: |
| OPA121KM OPA121KP OPA121KU | TO-99 Plastic SOIC | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |  |
| BURN-IN SCREENING OPTION |  |  |  |
| Model | Package | Temperature Range | $\begin{aligned} & \text { Burn-In } \\ & \text { Temp. }(160 h)^{(1)} \end{aligned}$ |
| OPA121KM-BI OPA121KP-BI OPA121KU-BI | TO-99 <br> Plastic <br> SOIC | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & +85^{\circ} \mathrm{C} \\ & +85^{\circ} \mathrm{C} \\ & +85^{\circ} \mathrm{C} \end{aligned}$ |

NOTE (1) Or equivalent combination of time and temperature.

## ABSOLUTE MAXIMUM RATINGS



TYPICAL PERFORMANCE CURVES
$T_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted


## TYPICAL PERFORMANCE CURVES (CONT) <br> $T_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}$ unless otherwise noted









## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA121 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each $100 \mu \mathrm{~V}$ of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as 741 and AD547. The OPA121 can replace most BIFET amplifiers by leaving the external null circuit unconnected.


FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forwardbiased. Most BIFET amplifiers can be destroyed by the loss of $-V_{c c}$.

Unlike BIFET amplifiers, the Difef OPA121 requires input current limiting resistors only if its input voltage is greater than 6 volts more negative than $-V_{\mathrm{cc}}$. $\mathrm{A} 10 \mathrm{k} \Omega$ series resistor will limit input current to a safe level with up to $\pm 15 \mathrm{~V}$ input levels even if both supply voltages are lost.
Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.
Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.
Leakage curıents across printed circuit boards can easily exceed the bias current of the OPA121. To avoid leakage problems, it is recommended that the signal input lead of the OPA121 be wired to a Teflon ${ }^{\text {™ }}$ standoff. If the OPA121 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the highimpedance input leads and should be connected to a lowimpedance point which is at the signal input potential.
The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 2).
If guarding is not required, pin 8 (case) should be connected to ground.


FIGURE 2. Connection of Input Guard.

## bias Current change versus COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 3). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA121 is not compromised by commonmode voltage.

## BURN-IN SCREENING

Burn-in screening is an option available for the models indicated in the Ordering Information table. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.


FIGURE 3. Input Bias Current Versus Common-Mode
Voltage.
Teflon ${ }^{\text {Tu }}$ E.I du Pont de Nemours \& Co


## Difet ${ }^{\oplus}$ Electrometer-Grade OPERATIONAL AMPLIFIER

## FEATURES

- ULTRA-LOW BIAS CURRENT: 75IA max
- LOW OFFSET: $500 \mu \mathrm{~V}$ max
- LOW DRIFT: $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- HIGH OPEN-LOOP GAIN: I1OdB min
- HIGH COMMON-MODE REJECTION: 9OdB min
- IMPROVED REPLACEMENT FOR AD515 AND AD549


## DESCRIPTION

The OPA128 is an ultra-low bias current monolithic operational amplifier. Using advanced geometry dielectrically-isolated FET (Difer ${ }^{\text {® }}$ ) inputs, this monolithic amplifier achieves a performance level exceeding even the best hybrid electrometer amplifiers.

Laser-trimmed thin-film resistors give outstanding voltage offset and drift performance.
A noise-free cascode and low-noise processing give the OPA128 excellent low-level signal handling capabilities. Flicker noise is very low.
The OPA128 is an improved pin-for-pin replacement for the AD515.

Difer* Burr-Brown Corp.

## APPLICATIONS

- ELECTROMETER
- MASS SPECTROMETER
- CHROMATOGRAPH
- ION GAUGE
- PHOTODETECTOR
- RADIATION-HARD EQUIPMENT


OPA128 Simplified Circuit

## SPECIFICATIONS

## ELECTRICAL

At $V_{c c}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted Pin 8 connected to ground.

| PARAMETER | CONDITIONS | OPA128JM |  |  | OPA128KM |  |  | OPA128LM |  |  | OPA128SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BIAS CURRENT ${ }^{(1)}$ Input Bias Current | $\begin{aligned} V_{C M} & =0 \mathrm{VDC}, \\ R_{\mathrm{L}} & \geq 10 \mathrm{k} \Omega \end{aligned}$ |  | $\pm 150$ | $\pm 300$ |  | $\pm 75$ | $\pm 150$ |  | $\pm 40$ | $\pm 75$ |  | $\pm 75$ | $\pm 150$ | fA |
| OFFSET CURRENT ${ }^{(1)}$ Input Offset Current | $\begin{aligned} V_{C M} & =0 \mathrm{VDC} \\ R_{\mathrm{L}} & \geq 10 \mathrm{k} \Omega \end{aligned}$ |  | 65 |  |  | 30 |  |  | 30 |  |  | 30 |  | fA |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage Average Drift Supply Rejection | $\begin{gathered} V_{C M}=O V D C \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{gathered}$ | 80 | $\begin{gathered} \pm 260 \\ 120 \\ \pm 1 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \pm 1000 \\ \pm 20 \\ \\ \pm 100 \\ \hline \end{array}$ | 90 | $\begin{gathered} \pm 140 \\ \\ 120 \\ \pm 1 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 10 \\ \pm 32 \end{gathered}$ | 90 | $\begin{gathered} \pm 140 \\ 120 \\ \pm 1 \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 5 \\ \pm 32 \end{gathered}$ | 90 | $\begin{gathered} \pm 140 \\ \\ 120 \\ \pm 1 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 10 \\ \pm 32 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
|  |  |  | $\begin{gathered} 92 \\ 78 \\ 27 \\ 15 \\ 24 \\ 4 \\ 42 \\ 022 \end{gathered}$ |  |  | $\begin{gathered} 92 \\ 78 \\ 27 \\ 15 \\ 24 \\ 4 \\ 3 \\ 016 \end{gathered}$ |  |  | $\begin{gathered} 92 \\ 78 \\ 27 \\ 15 \\ 24 \\ 4 \\ 23 \\ 012 \end{gathered}$ |  |  | $\begin{gathered} 92 \\ 78 \\ 27 \\ 15 \\ 24 \\ 4 \\ 3 \\ 016 \end{gathered}$ |  | $\begin{aligned} & n V / \sqrt{H z} \\ & n V / \sqrt{H z} \\ & n V / \sqrt{H z} \\ & n V / \sqrt{H z} \\ & \mu V, r m s \\ & \mu V, p-p \\ & f A, p-p \\ & f A / \sqrt{H z} \end{aligned}$ |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{15} \\| 2 \end{aligned}$ |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{15} \\| 2 \end{aligned}$ |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{15}\| \| 2 \end{aligned}$ |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{15} \\| 2 \end{aligned}$ |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 80 \end{gathered}$ | $\begin{gathered} \pm 12 \\ 118 \end{gathered}$ |  | $\begin{gathered} \pm 10 \\ 90 \end{gathered}$ | $\begin{gathered} \pm 12 \\ 118 \end{gathered}$ |  | $\begin{gathered} \pm 10 \\ 90 \end{gathered}$ | $\begin{aligned} & \pm 12 \\ & 118 \end{aligned}$ |  | $\pm 10$ 90 | $\pm 12$ 118 |  | $V$ $d B$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 94 | 128 |  | 110 | 128 |  | 110 | 128 |  | 110 | 128 |  | dB |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Unity Gaın, Small Sıgnal Full Power Response Slew Rate Settling Time, 0 1\% 0 01\% Overload Recovery, $50 \%$ Overdrive ${ }^{(3)}$ | (2) $\begin{gathered} 20 \mathrm{~V}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \text { Gaın }=-1, R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ 10 \mathrm{~V} \text { step } \\ \text { Gain }=-1 \end{gathered}$ | $\begin{aligned} & 05 \\ & 05 \end{aligned}$ | $\begin{gathered} 1 \\ 47 \\ 3 \\ 5 \\ 10 \\ \\ 5 \end{gathered}$ |  | 05 <br> 1 | $\begin{gathered} 1 \\ 47 \\ 3 \\ 5 \\ 10 \\ \\ 5 \end{gathered}$ |  | $05$ <br> 1 | $\begin{gathered} 1 \\ 47 \\ 3 \\ 5 \\ 10 \\ 5 \end{gathered}$ |  | 05 <br> 1 | $\begin{gathered} 1 \\ 47 \\ 3 \\ 5 \\ 10 \\ 5 \end{gathered}$ |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{DC}, \text { open loop } \\ \text { Gain }=+1 \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 13 \\ \pm 10 \\ 100 \\ 1000 \\ 29 \end{gathered}$ | 40 | $\begin{gathered} \pm 10 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 13 \\ \pm 10 \\ 100 \\ 1000 \\ 29 \end{gathered}$ | 40 | $\begin{gathered} \pm 10 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 13 \\ \pm 10 \\ 100 \\ 1000 \\ 29 \end{gathered}$ | 40 | $\begin{gathered} \pm 10 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 13 \\ \pm 10 \\ 100 \\ 1000 \\ 29 \end{gathered}$ | 40 | $\begin{gathered} \mathrm{v} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Rated Voltage Voltage Range, Derated Performance Current, Quiescent | $10=0 \mathrm{mADC}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 09 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 15 \end{gathered}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 09 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 15 \end{gathered}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 09 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 15 \end{gathered}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 09 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 15 \end{gathered}$ | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Specification <br> Operatıng <br> Storage <br> $\theta$ Junction-Ambient | Ambient temp. Ambient temp Ambient temp | $\begin{gathered} 0 \\ -55 \\ -65 \end{gathered}$ | 200 | $\begin{array}{r} +70 \\ +125 \\ +150 \end{array}$ | $\begin{gathered} 0 \\ -55 \\ -65 \end{gathered}$ | 200 | $\begin{gathered} +70 \\ +125 \\ +150 \end{gathered}$ | $\begin{gathered} 0 \\ -55 \\ -65 \end{gathered}$ | 200 | $\begin{aligned} & +70 \\ & +125 \\ & +150 \end{aligned}$ | $\begin{aligned} & -55 \\ & -55 \\ & -65 \end{aligned}$ | 200 | $\begin{aligned} & +125 \\ & +125 \\ & +150 \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES• (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up Bias current doubles approximately every $11^{\circ} \mathrm{C}$. (2) Sample tested (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a $50 \%$ input overdrive. (4) Noise test available-inquire

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
At $\mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {max }}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA128JM |  |  | OPA128KM |  |  | OPA128LM |  |  | OPA128SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Specification Range | Ambient temp | 0 |  | +70 | 0 |  | +70 | 0 |  | +70 | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BIAS CURRENT ${ }^{(1)}$ Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 25$ | $\pm 8$ |  | $\pm 13$ | $\pm 4$ |  | $\pm 07$ | $\pm 2$ |  | $\pm 43$ | $\pm 170$ | pA |
| OFFSET CURRENT ${ }^{\text {( }}$ Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 11 |  |  | 06 |  |  | 06 |  |  | 18 |  | pA |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage Average Drift Supply Rejection | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ | 74 | $\begin{aligned} & 114 \\ & \pm 2 \end{aligned}$ | $\begin{gathered} \pm 22 \mathrm{mV} \\ \pm 20 \\ \\ \pm 200 \\ \hline \end{gathered}$ | 80 | $\begin{aligned} & 114 \\ & \pm 2 \end{aligned}$ | $\begin{gathered} \pm 1 \mathrm{mV} \\ \pm 10 \\ \\ \pm 100 \\ \hline \end{gathered}$ | 80 | $\begin{aligned} & 114 \\ & \pm 2 \\ & \hline \end{aligned}$ | $\begin{gathered} \pm 750 \\ \pm 5 \\ \pm 100 \end{gathered}$ | 80 | $\begin{aligned} & 106 \\ & \pm 5 \\ & \hline \end{aligned}$ | $\begin{gathered} \pm 15 \mathrm{mV} \\ \pm 10 \\ \\ \pm 100 \\ \hline \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \\ \hline \end{gathered}$ |
| VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 74 \end{gathered}$ | $\begin{gathered} \pm 11 \\ 112 \end{gathered}$ |  | $\begin{gathered} \pm 10 \\ 80 \end{gathered}$ | $\begin{gathered} \pm 11 \\ 112 \end{gathered}$ |  | $\begin{gathered} \pm 10 \\ 80 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 112 \end{aligned}$ |  | $\pm 10$ <br> 74 | $\begin{gathered} \pm 11 \\ 104 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 90 | 125 |  | 104 | 125 |  | 104 | 125 |  | 90 | 122 |  | dB |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output Current Output Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{VDCC} \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 5 \\ 10 \\ \hline \end{gathered}$ | 22 |  | $\begin{gathered} \pm 10 \\ \pm 5 \\ 10 \\ \hline \end{gathered}$ | 22 |  | $\pm 10$ $\pm 5$ 10 | 22 |  | $\pm 10$ $\pm 5$ 10 | 18 |  | $\begin{gathered} V \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Current, Quiescent | $1=0 \mathrm{mADC}$ |  | 09 | 1.8 |  | 09 | 18 |  | 09 | 18 |  | 0.9 | 2 | mA |

NOTES (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up

## CONNECTION DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
|  |  |
| Differential Input Voltage....................... $\pm 36 \mathrm{VDC}$ |  |
| Input Voltage Range . . . . . . . . . . . . . . . . . . . . . . . $\pm$ I8VDC |  |
| Storage Temperature Range $\ldots \ldots \ldots \ldots . . .65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Operating Temperature Range $\ldots \ldots \ldots . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering, 10 seconds) ......... $+300^{\circ} \mathrm{C}$ Output Short Circuit Duration ${ }^{(2)}$............... Continuous |  |
|  |  |
| Junction Temperature. |  |

NOTES: (1) Packages must be derated based on $\theta_{C A}=150^{\circ} \mathrm{C} / \mathrm{W}$ or $\theta_{\mathrm{JA}}=$ $200^{\circ} \mathrm{C} / \mathrm{W}$. (2) Short circuit may be to power supply common only Ratıng applies to $+25^{\circ} \mathrm{C}$ ambient Observe dıssıpation lımit and $\mathrm{T}_{\mathrm{J}}$.

MECHANICAL


ORDERING INFORMATION

| Model | Package | Temperature Range |  |
| :---: | :---: | :---: | :---: |
| OPA128JM | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| OPA128KM | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| OPA128LM | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| OPA128SM | TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| BURN-IN SCREENING OPTION |  |  |  |
| Model | Package | Temperature Range | $\begin{gathered} \text { Burn-In } \\ \text { Temp. }(160 h)^{(1)} \end{gathered}$ |
| OPA128JM-BI | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA128KM-BI | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA128LM-BI | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA128SM-BI | TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |

NOTE (1) Or equivalent combination of time and temperature

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \pm 15 \mathrm{VDC}$ unless otherwise noted


BIAS AND OFFSET CURRENT vs TEMPERATURE




COMMON-MODE REJECTION vs INPUT COMMON-MODE VOLTAGE

POWER SUPPLY REJECTION vS FREQUENCY


COMMON-MODE REJECTION
vs FREQUENCY


BIAS AND OFFSET CURRENT vs INPUT COMMON-MODE VOLTAGE

## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm 15 \mathrm{VDC}$ unless otherwise noted



LARGE SIGNAL TRANSIENT RESPONSE


COMMON-MODE INPUT RANGE vs SUPPLY VOLTAGE


GAIN-BANDWIDTH AND SLEW RATE
vs SUPPLY VOLTAGE




BIAS CURRENT
vs ADDITIONAL POWER DISSIPATION

$T_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm 15 \mathrm{VDC}$ unless otherwise noted.


## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA128 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each $100 \mu \mathrm{~V}$ of adjusted effort. Note that the trim (Figure 1) is similar to operational amplifiers such as HA-5180 and AD515. The OPA128 can replace many other amplifiers by leaving the external null circuit unconnected.


FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Conventional monolithic FET operational amplifiers' inputs must be protected against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET ${ }^{(0}$ amplifiers can be destroyed by the loss of $-V_{c c}$.
Because of its dielectric isolation, no special protection is needed on the OPA128. Of course, the differential and common-mode voltage limits should be observed.
Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

[^1]

Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry. Leakage currents across printed circuit boards can easily exceed the bias current of the OPA128. To avoid leakage problems, it is recommended that the signal input lead of the OPA128 be wired to a Teflon standoff. If the input is to be soldered directly info a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.
The amplifier case should be connected to any input shield or guard via pin 8 . This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 2).
Triboelectric charge (static electricity generated by friction) can be a troublesome noise source from cables connected to the input of an electrometer amplifier. Special low-noise cable will minimize this effect but the optimum solution is to mount the signal source directly at the electrometer input with short, rigid, wiring to preclude microphonic noise generation.

## TESTING

Accurately testing the OPA128 is extremely difficult due to its high level of performance. Ordinary test equipment may not be able to resolve the amplifier's extremely low bias current.
Inaccurate bias current measurements can be due to:

1. Test socket leakage
2. Unclean package
3. Humidity or dew point condensation
4. Circuit contamination from fingerprints or anti-static treatment chemicals
5. Test ambient temperature
6. Load power dissipation.

## BURN-IN SCREENING

Burn-in screening is an option available for the models indicated in the Ordering Information table. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.


FIGURE 2. Connection of Input Guard.


FIGURE 3. High Impedance ( $10^{15} \Omega$ ) Amplifier.


FIGURE 4. Piezoelectric Transducer Charge Amplifier.


FIGURE 5. FET Input Instrumentation Amplifier for Biomedical Applications.


FIGURE 6. Low-Droop Positive Peak Detector.


FIGURE 8. Current-to-Voltage Converter.


FIGURE 9. Biased Current-to-Voltage Converter.


MILITARY \& DIE
VERSIONS
AVAILABLE

# Wide-Bandwidth Difef ${ }^{\text {® }}$ <br> OPERATIONAL AMPLIFIER 

## FEATURES

- WIDE BANDWIDTH, 4MHz min
- HIGH SLEW RATE, 1OV/ $\mu \mathrm{sec}$ min
- LOW BIAS CURRENT, 50pA max at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
- LOW OFFSET VOLTAGE, 2mV max
- LOW DRIFT, $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max


## DESCRIPTION

The OPA156A/356A is a wide-bandwidth monolithic dielectrically-isolated FET (Difer) operational amplifier. Improved circuit design and dielectric isolation allow lower bias current than BIFET LF156A amplifiers. Bias current is specified under warmed-up and operating conditions, not at a

## APPLICATIONS

- OPTOELECTRONICS
- dATA ACQUISITION
- IMPROVED REPLACEMENT FOR INDUSTRYSTANDARD LFI56A BIFET® OPERATIONAL AMPLIFIER


## JUNCTION temperature of $+25^{\circ} \mathrm{C}$.

Laser-trimmed thin-film resistors offer improved offset voltage and noise performance.
The OPA156A is internally compensated for unitygain stability.

BIFET* National Semiconductor Corp., Difer ${ }^{\circ}$ Burr-Brown Corp.


International Airport Industrial Park - P.0. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

## SPECIFICATIONS

## ELECTRICAL

At $\pm V_{C C}=15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified

| PARAMETER | CONDITIONS | OPA156A |  |  | OPA356A |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| FREQUENCY RESPONSE <br> Slew Rate <br> Settling Time， 0 01\％${ }^{(1)}$ <br> Gain Bandwidth | $\begin{gathered} V_{0}= \pm 10 \mathrm{~V}, R_{L}=2 \mathrm{k} \Omega \\ G=+1 \\ 10 \mathrm{~V} \text { Step, } R_{L}=2 \mathrm{k} \Omega \end{gathered}$ | $10$ <br> 4 | $\begin{gathered} 14 \\ 4 \\ 6 \end{gathered}$ |  | $\begin{aligned} & 10 \\ & 4 \end{aligned}$ | $\begin{gathered} 14 \\ 4 \\ 6 \end{gathered}$ |  | V／$\mu$ sec $\mu \mathrm{sec}$ MHz |
| INPUT |  |  |  |  |  |  |  |  |
| NOISE | $\begin{aligned} & R_{s}=100 \Omega \\ & R_{s}=100 \Omega \end{aligned}$ |  | $\begin{gathered} 25 \\ 15 \\ 0005 \\ 0005 \end{gathered}$ |  |  | $\begin{gathered} 25 \\ 15 \\ 0.005 \\ 0005 \end{gathered}$ |  | $\begin{aligned} & n V / \sqrt{\mathrm{Hz}} \\ & n V / \sqrt{\mathrm{Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| OFFSET VOLTAGE ${ }^{(2)}$ <br> Input Offset Voltage Average Drift Supply Rejection | $R_{3}=50 \Omega$ <br> $T_{A}=T_{\text {min }}$ to $T_{\text {max }}$ $\Delta+V_{c c}=\Delta-V_{c c}$ | 85 | $\begin{gathered} \pm 1 \\ \pm 3 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 2 \\ \pm 5 \\ \pm 57 \end{gathered}$ | 85 | $\begin{gathered} \pm 1 \\ \pm 3 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 2 \\ \pm 5 \\ \pm 57 \end{gathered}$ | $\begin{gathered} m \mathrm{~V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| BIAS CURRENT ${ }^{(2)}$ Input Bias Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | 30 | 50 |  | 30 | 50 | pA |
| OFFSET CURRENT ${ }^{(2)}$ Input Offset Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | 3 | 10 |  | 3 | 10 | pA |
| INPUT IMPEDANCE <br> Resistance｜｜Capacitance |  |  | $10^{12}\| \| 3$ |  |  | $10^{12}\| \| 3$ |  | $\Omega \\| \mathrm{pF}$ |
| VOLTAGE RANGE <br> Common－Mode Input Range Common－Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 11 \\ 85 \end{gathered}$ | $\begin{gathered} \pm 12 \\ 100 \end{gathered}$ | ＇ | $\begin{gathered} \pm 11 \\ 85 \end{gathered}$ | $\begin{aligned} & \pm 12 \\ & 100 \end{aligned}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN－LOOP GAIN，DC |  |  |  |  |  |  |  |  |
| Open－Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq \mathbf{2 k} \Omega$ | $\begin{aligned} & 94 \\ & 50 \end{aligned}$ | $\begin{aligned} & 106 \\ & 200 \end{aligned}$ |  | $\begin{aligned} & 94 \\ & 50 \end{aligned}$ | $\begin{aligned} & 106 \\ & 200 \end{aligned}$ |  | $\begin{gathered} \mathrm{dB} \\ \mathrm{~V} / \mathrm{mV} \end{gathered}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |
| Voltage Output | $\begin{aligned} \mathrm{R}_{\mathrm{L}} & =10 \mathrm{k} \Omega \\ \mathrm{R}_{\mathrm{L}} & =2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 13 \\ & \pm 12 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 13 \\ & \pm 12 \end{aligned}$ |  | $\begin{aligned} & \mathbf{v} \\ & \mathbf{v} \end{aligned}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Rated Voltage <br> Voltage Range，Derated <br> Performance <br> Current，Quiescent | $10=0 \mathrm{mADC}$ | $\pm 5$ | $\pm 15$ | $\begin{gathered} \pm 20 \\ 7 \end{gathered}$ | $\pm 5$ | $\pm 15$ $5$ | $\pm 18$ 10 | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specification <br> Storage <br> $\theta$ Junction－Ambient | Ambient temp． Ambient temp | $\begin{aligned} & -55 \\ & -65 \end{aligned}$ | 150 | $\begin{aligned} & +125 \\ & +150 \end{aligned}$ | $\begin{gathered} 0 \\ -65 \end{gathered}$ | 150 | $\begin{array}{r} +70 \\ +150 \end{array}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES•（1）Sample tested－this parameter is not guaranteed See settling tıme test circuit（Figure 2）（2）Offset voltage，offset current，and bias current are measured with the units fully warmed up

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
$A t \pm V_{C C}=15 V D C$ and $T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$ unless otherwise noted

| PARAMETER | CONDITIONS | OPA156A |  |  | OPA356A |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specification Range | Ambient temp | -55 |  | $+125$ | 0 |  | $+70$ | ${ }^{\circ} \mathrm{C}$ |
| INPUT |  |  |  |  |  |  |  |  |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage <br> Average Drift <br> Supply Rejection | $\begin{gathered} R_{\mathrm{s}}=50 \Omega \\ R_{\mathrm{s}}=50 \Omega \\ \Delta+V_{c c}=\Delta-V_{c c} \end{gathered}$ | 85 | $\begin{gathered} \pm 1 \\ \pm 3 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 25 \\ \pm 5 \\ \pm 57 \end{gathered}$ | 85 | $\begin{gathered} \pm 1 \\ \pm 3 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 23 \\ \pm 5 \\ \pm 57 \end{gathered}$ | $\begin{gathered} m V \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| $\begin{aligned} & \text { BIAS CURRENT }{ }^{(1)} \\ & \text { Input Bias Current } \end{aligned}$ | $\mathrm{V}_{\mathrm{cm}}=$ OVDC |  | 15 | 25 |  | 3 | 5 | nA |
| OFFSET CURRENT ${ }^{11}$ Input Offset Current | $V_{\text {cm }}=0 \mathrm{VDC}$ |  | 6 | 10 |  | 0.6 | 1 | nA |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 11 \\ 85 \end{gathered}$ | $\begin{aligned} & \pm 12 \\ & 100 \end{aligned}$ |  | $\begin{gathered} \pm 11 \\ 85 \end{gathered}$ | $\begin{gathered} \pm 12 \\ 100 \end{gathered}$ |  | $\begin{gathered} V \\ d B \end{gathered}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $R_{L} \geq 2 \mathrm{k} \Omega$ | $\begin{aligned} & 88 \\ & 25 \end{aligned}$ | 92 40 |  | 88 25 | $\begin{aligned} & 92 \\ & 40 \end{aligned}$ |  | $\begin{gathered} \mathrm{dB} \\ \mathrm{~V} / \mathrm{mV} \end{gathered}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |
| Voltage Output | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | $\pm 12$ $\pm 10$ | $\begin{aligned} & \pm 13 \\ & \pm 12 \end{aligned}$ |  | $\pm 12$ $\pm 10$ | $\begin{aligned} & \pm 13 \\ & \pm 12 \end{aligned}$ |  | V |

NOTE (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

## ABSOLUTE MAXIMUM RATINGS



NOTES. (1) Packages must be derated based on $\theta_{\mathrm{Jc}}=45^{\circ} \mathrm{C} / \mathrm{W}$ or $\theta_{\mathrm{JA}}=$ $150^{\circ} \mathrm{C} / \mathrm{W}$ (2) For supply voltages less than $\pm 18 \mathrm{VDC}$ the absolute maximum input voltage is equal to the supply voltage. (3) Short circuit may be to power supply common only. Rating applies to $+25^{\circ} \mathrm{C}$ ambient Observe dissipation limit and $\mathrm{T}_{\mathrm{J}}$.

## MECHANICAL





GAIN-BANDWIDTH AND SLEW RATE




BIAS AND OFFSET CURRENT vs


GAIN-BANDWIDTH AND SLEW RATE



SETTLING TIME vs CLOSED-LOOP GAIN


## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA156A offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each millivolt of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as LF156 and OP-16. The OPA156A can replace most other amplifiers by leaving the external null circuit unconnected.


FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar

and FET types), this may cause a noticeable degradation of offset voltage and drift.
Static protection is recommended when handling any precision IC operational amplifier.
If the input voltage exceeds the supply voltage, current must be limited to 1 mA to prevent damage.

## CIRCUIT LAYOUT

Wideband amplifiers require good circuit layout techniques and adequate power supply bypassing. Short, direct connections and good high frequency bypass capacitors (ceramic or tantalum) will help avoid noise pickup or oscillation.


FIGURE 2. Settling Time Test Circuit.

## APPLICATIONS CIRCUITS



FIGURE 3．Inverting Amplifier．


FIGURE 4．Noninverting Buffer．


FIGURE 5．Wideband FET Input Instrumentation Amplifier．


FIGURE 6．Absolute Value Current－to－Voltage Converter．

## Switchable-Input Operational Amplifier SWOP AMP ${ }^{\circledR}$

## FEATURES

- TWO PRECISION INPUT STAGES SELECTABLE BY DIGITAL SIGNAL
- EXCELLENT INPUT SPECIFICATIONS
$V_{\text {os }} 100 \mu \mathrm{~V}$ max
DRIFT: $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ typ
$I_{B} 25 n A \max$
- LOW POWER
$\pm \mathrm{V}_{\mathrm{cc}} 2.5 \mathrm{~V}$ to 18 V
$\mathrm{I}_{\mathrm{a}} 500 \mu \mathrm{~A}$ max


## DESCRIPTION

The OPA201 is a switchable-input operational amplifier (Swop Amp ${ }^{\circledR}$ ). It contains two independent differential input stages and one output stage. Either of the input stages may be connected to the output stage under the control of the Channel Select digital input signal which is TTL-compatible or userprogrammable. The OPA201 is easy to use and functions as an operational amplifier that can switch between two sets of inputs.
Each input stage provides excellent input characteristics: low offset voltage ( $100 \mu \mathrm{~V}$, max), low offset voltage drift versus temperature $\left(1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$, max $)$, and low bias current ( 25 nA , max).
Additionally, the Swop Amp is a low power device. It draws less than $500 \mu \mathrm{~A}$ (max) over the supply range $\pm 2.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$. It is well suited for portable, remote, and other battery powered applications. Also, its low power consumption and excellent specifications make it well suited for isolation circuit applications. Burr-Brown's state-of-the-art monolithic design and processing, compatible thin-film

## APPLICATIONS

- AUTO-ZERO SYSTEMS
- TWO-CHANNEL MULTIPLEXER WITH GAIN
- SWITCHABLE-GAIN CIRCUITS
- SWITCHABLE-BANDWIDTH CIRCUITS
- SYNCHRONOUS MODULATOR/DEMODULATOR
- BATTERY OPERATED SYSTEMS


## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{V}_{c c}=15 \mathrm{VDC}$ unless otherwise noted Specifications are for both channels unless otherwise noted

| PARAMETER | CONDITIONS | OPA201AG/RG |  |  | OPA201BG/SG |  |  | OPA201CG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OPEN-LOOP GAIN, DC Rated Load | $\begin{gathered} V_{\text {Out }}= \pm 10 \mathrm{~V} \\ R_{\mathrm{L}}=10 \mathrm{k} \Omega \end{gathered}$ | 114 | 130 |  | * | * |  | 120 | * |  | dB |
| RATED OUTPUT <br> Voltage <br> Current <br> Output Impedance <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \end{gathered}$ | $\pm 135$ | $\begin{gathered} \pm 14 \\ 5 \\ 05 \\ 10 \end{gathered}$ |  | * | * |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{k} \Omega \\ \mathrm{~mA} \end{gathered}$ |
| INPUT OFFSET VOLTAGE <br> Elther Channel <br> Voltage Offset ${ }^{11}$ <br> Average Drift PSRR <br> Match Between <br> Channels 1 and 2 <br> Offset Voltage <br> Over Temperature | $\begin{aligned} T_{A} & =T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ \pm V_{C C} & = \pm 25 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ T_{A} & =T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{aligned}$ |  | $\begin{gathered} 120 \\ 14 \\ 8 \\ 10 \\ \\ 150 \\ 150 \end{gathered}$ | 500 32 <br> 500 |  | $\begin{gathered} 70 \\ 09 \\ 5 \\ 6 \end{gathered}$ $\begin{aligned} & 65 \\ & 90 \end{aligned}$ | 200 18 <br> 100 |  | $\begin{gathered} 35 \\ 05 \\ 4 \\ 5 \\ \\ \\ 25 \\ 30 \end{gathered}$ | 100 <br> 10 <br> 50 | $\mu \mathrm{V}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} / \mathrm{V}$ $\mu \mathrm{V} / \mathrm{V}$ <br> $\mu \mathrm{V}$ $\mu \mathrm{V}$ |
| INPUT BIAS CURRENT Bias Current |  |  | 15 | 50 |  | 13 | 40 |  | 12 | 25 | nA |
| INPUT OFFSET CURRENT Offset Current |  |  | 14 | 4 |  | 075 | 2 |  | 07 | 1 | nA |
| FREQUENCY RESPONSE <br> Gain Bandwidth <br> Full Power Response <br> Slew Rate <br> Settling Time 0 1\% <br> 001\% | $\begin{aligned} \mathrm{V}_{\text {OUT }}= & \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & 10 \mathrm{~V} \text { Step } \\ & 10 \mathrm{~V} \text { Step } \end{aligned}$ | 01 | $\begin{gathered} 500 \\ 4 \\ 018 \\ 49 \\ 52 \end{gathered}$ |  | * | * |  | * | * ${ }_{*}^{*}$ |  | kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\stackrel{6}{10^{10}}{ }_{\\| \mid}$ |  |  | * |  |  | * |  | $\begin{gathered} M \Omega \\ \Omega \\| \mathrm{pF} \end{gathered}$ |
| INPUT NOISE <br> Voltage <br> Voltage Density <br> Current <br> Current Density | $\begin{aligned} \mathrm{f}_{\mathrm{B}} & =01 \text { to } 10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =1 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}} & =01 \mathrm{to} 10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =1 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} 1 \\ 27 \\ 27 \\ 27 \\ 15 \\ 300 \\ 100 \\ 100 \end{gathered}$ |  |  |  |  |  |  |  | $\mu \mathrm{V}, \mathrm{p}-\mathrm{p}$ <br> $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> pA, p-p <br> fA $/ \sqrt{\mathrm{Hz}}$ <br> fA $/ \sqrt{\mathrm{Hz}}$ <br> $\mathrm{f} \mathrm{A} / \sqrt{\mathrm{Hz}}$ |
| INPUT VOLTAGE RANGE Common-Mode Range Common-Mode Rejection | $\begin{gathered} T_{A}=T_{\text {MiN }} \text { to } T_{\text {max }} \\ V_{I N}=+10 \mathrm{~V} \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {max }} \end{gathered}$ | $\begin{gathered} -125 \\ 85 \end{gathered}$ | $\begin{aligned} & \pm 12 \\ & 94 \\ & 92 \end{aligned}$ | +125 | 90 | $\begin{aligned} & 98 \\ & 95 \end{aligned}$ | * | $95$ | $\begin{aligned} & 98 \\ & 97 \end{aligned}$ | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~dB} \\ \mathrm{~dB} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Voltage Range, Derated Performance Current, Quiescent | Specification $\mathrm{l}_{\mathrm{O}}=0 \mathrm{~mA}$ | $\pm 25$ | $\begin{aligned} & \pm 15 \\ & 425 \end{aligned}$ | $\begin{aligned} & \pm 18 \\ & 500 \end{aligned}$ | * |  | * | * |  | * | VDC <br> VDC $\mu \mathrm{A}$ |
| DIGITAL SIGNALS <br> Threshold Control <br> (TC) Voltage Range <br> Channel Select (CSEL) <br> Voltage Range <br> $\mathrm{V}_{\mathrm{IH}}$ (selects ch 1) <br> $\mathrm{V}_{\mathrm{IL}}$ (selects ch 2) <br> $\mathrm{I}_{\mathrm{IH}}$ <br> IL <br> Status Common (SC) <br> Voltage Range <br> Channel Status ```(CSTA = CSEL) (2) VoL VOH``` | $\begin{gathered} V_{C S E L}=+V_{C C} \\ V_{c S E L}=V_{T C}=0 \mathrm{~V} \end{gathered}$ $\begin{gathered} \mathrm{loL}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{sc}}=0 \mathrm{~V} \\ \mathrm{~V}_{\text {Pullup }}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{sc}}=0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} -\mathrm{V}_{c c} \\ -\mathrm{V}_{c c} \\ \mathrm{~V}_{\mathrm{Tc}}+2 \\ -\mathrm{V}_{c c} \\ -\mathrm{V}_{c c} \\ \\ 20 \end{gathered}$ | $\begin{aligned} & <1 \\ & 25 \end{aligned}$ <br> 15 | $\begin{gathered} +V_{c c}-5 \\ +V_{c c} \\ +V_{c c} \\ V_{T c}+08 \\ 50 \\ 60 \\ \\ \text { (3) } \\ \\ 04 \end{gathered}$ |  | * |  |  | * | $*$ $*$ $*$ $*$ $*$ $*$ * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mathrm{~V} \\ \\ \mathrm{~V} \\ \mathrm{~V} \end{gathered}$ |

ELECTRICAL (CONT)

| PARAMETER | CONDITIONS | OPA201AG/RG |  |  | OPA201BG/SG |  |  | OPA201CG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DIGITAL SIGNALS <br> loh (OFF) <br> Switching Time <br> Between Channels | $\mathrm{T}_{\text {MIN }} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\text {max }}$ |  | $\begin{gathered} <1 \\ 5 \end{gathered}$ | 20 |  |  | * |  |  | * | $\mu \mathrm{A}$ $\mu \mathrm{S}$ |
| CROSSTALK <br> DC <br> 60 Hz | $\begin{gathered} \text { Vis to OFF } \\ \text { Channel }= \pm 12 \mathrm{~V} \end{gathered}$ | -100 | $\begin{aligned} & -130 \\ & -108 \end{aligned}$ |  | -120 | * | ' | -120 | * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| TEMPERATURE RANGE <br> Specification <br> A, B, C Grades <br> S Grade <br> Operatıng | Ambient | $\begin{aligned} & -25 \\ & -55 \end{aligned}$ |  | $\begin{array}{r} +85 \\ +125 \\ \hline \end{array}$ | $\stackrel{*}{*}{ }^{-55}$ |  | $*$ +125 $*$ | * |  | * | $\circ$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ |

*Specification same as OPA201AG/RG
NOTES
1 Voltage offset is also guaranteed fully warmed-up
$2 \mathrm{~V}_{\mathrm{TC}}=$ Voltage on threshold control, pin $10 \mathrm{~V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{OL}}, \mathrm{I}_{\mathrm{IH}}, \mathrm{I}_{\mathrm{IL}}, \mathrm{l}_{\mathrm{OH}}$, loL, refer to voltage and current, input and output, high and low logic states.
3 Maximum voltage at Status Common must not be more positive than the Channel Select voltage (pin 11) or Threshold Control voltage (pin 10).

MECHANICAL


NOTES 1 Leads in true position within 0.01" $(025 \mathrm{~mm}) R$ at seatıng plane.

ORDERING INFORMATION


## ABSOLUTE MAXIMUM RATINGS



NOTES:

1. $\theta_{\mathrm{SA}}=100^{\circ} \mathrm{C} / \mathrm{W}$
2. For supply voltages less than $\pm 18 \mathrm{VDC}$ the absolute maximum input voltage is equal to the supply voltage.
3 Short circuit may be to power supply common or $\pm V_{c c}$.

PIN CONFIGURATION


TYPICAL PERFORMANCE CURVES
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{VDC}$, specifications are for both channels unless otherwise noted


## THEORY OF OPERATION

A simplfied schematic of the OPA201 Swop Amp is shown in Figure 1. The circuit has four main parts: (A) input stage 1 , (B) input stage 2, (C) active load and output amplifier, and (D) channel select circuit. The two precision differential input stages are identical, with offset and drift laser-trimmed for very-tight matching. The input stages share a balanced, high precision active load and external offset adjust pins, so offset trim affects both channels (see "Using the Swop Amp" section for independent trim techniques). The input stages also share a gain stage and complementary output stage. The biasing circuits for the two input stages are well matched, so the characteristics of the two amplifiers are very nearly identical.
so the channel status can be referenced to ground or -V .
The complete circuit functions as a high precision operational amplifier which can switch between two sets of inputs under control of a 1-bit logic signal.'

## USING THE SWOP AMP

Designing with the Swop Amp is basically the same as designing with any precision operational amplifer, with the added versatility of switchable inputs. Feedback is connected from the output to each differential input to configure each channel as an inverting or noninverting amplifier, integrator, or other analog circuit function. The transfer functions for channels 1 and 2 may be identical to the point of sharing feedback elements, or they may be completely independent. Feedback resistors for the off channel are driven by the output as part of


FIGURE 1. OPA 201 Simplified Schematic.

Under control of the channel select circuitry, only one input stage at a time is active. The selected input stage controls the output amplifier, while the unselected input stage is turned off by deactivating its bias circuitry. With no current in the unselected stage, it has negligible input bias current, and the OFF channel cannot send signals to the output amplifier (see Crosstalk specifications and Typical Performance Curves).
The channel select circuitry is simple but versatile, and its use is fully described in the "Using the Swop Amp" section. The trip point for changing channels is set by the threshold control, pin 10 . This provides TTLcompatible levels for the channel select voltage on pin 11 when pin 10 is grounded. An open collector output transistor provides the logic inverse of the channel select voltage at the channel status pin. The emitter of this transistor, status common, is also brought out to a pin
the load resistance. Error analysis involving $\mathrm{E}_{\mathrm{os}}, \mathrm{I}_{\mathrm{B}}, \mathrm{I}_{\mathrm{os}}$, and $\mathrm{V}_{\mathrm{cm}}$ is the same as for any operational amplifier.
The OFF channel may be modeled as an open circuit in most applications, with input currents typically under 15 pA for input voltages within the specified commonmode range (see Typical Performance Curves). Although crosstalk is specified for OFF channel input voltages equal to the common-mode input range extremes, the same crosstalk characteristics are typically observed for all input voltages between $-V_{c c}$ and ( $+\mathrm{V}_{\mathrm{cc}}-1 \mathrm{VDC}$ ). Rejection of signals applied to the OFF channel's inputs is outstanding, as shown by the -120 dB Crosstalk specifications and Typical Performance Curves for crosstalk versus frequency.

## CHANNEL SELECTION

Four pins are involved in the channel select logic,
providing programmable input logic levels for channel select and an output status indicating which channel has been selected. Programmable logic levels allow the logic to be referenced to ground or virtually any voltage. Referencing the logic to $-V$ is especially useful in applications where the supply voltage is low, for example $\pm 3 \mathrm{~V}$. The pin-by-pin description and recommended connections describe the versatile but simple channel select techniques (refer to Figures 2 and 3).
Pin 10 - Threshold Control
Pin 10 sets the threshold voltage for channel switching, such that the switching point is two diode drops $(\approx 1.3 \mathrm{~V})$ more positive than the Threshold Control voltage. This results in TTL compatibility when pin 10 is grounded. Pin 10 must be at least 5 V more negative than $+\mathrm{V}_{\mathrm{cc}}$, and should be tied to $-\mathrm{V}_{\mathrm{cc}}$ when the minimum supply voltages are used ( $\pm 2.5 \mathrm{~V}$ or +5 V ). This results in TTL compatibility for logic referenced to $-\mathrm{V}_{\mathrm{cc}}$.

## Pin 11 - Channel Select

The voltage on pin 11 determines which input stage is active. A logic high selects channel 1 , logic low selects channel 2. Logic voltages are referenced to the Threshold Control, pin 10, and are TTL-, CMOS-, and open collector-compatible.

## Pin 4 - Channel Status

Channel Status is an open collector output indicating which channel has been selected. It is the logic inverse of the Channel Select input referenced to Status Common, pin 5 . This function is not required in many applications, and pin 4 should be left unconnected if not used. When using Channel Status, a pullup resistor is connected between pin 4 and a potential more positive than pin 5 (usually +V or ground). The logic low (indicating channel 1 selected) will be less than 0.4 V more positive than pin 5 if the pullup resistor sets a current of 1 mA or less. Logic high will be the voltage connected to the pullup resistor.

## Pin 5 - Status Common

Status Common sets the reference point for Channel Status, and is usually connected to the same potential as the Threshold Control. Pin 5 must be more negative than pins 10 and 11 at all times, and should be connected to $-V_{\text {Cc }}$ if the Channel Status function is not used. Status Common must be at least 5 V more negative than $+V_{c c}$.

## OFFSET ADJUSTMENT

The input offset voltage is laser-trimmed and will not require user-adjustment for most applications. Pins 1 and 7 may be used to adjust the offset of the active channel to zero (see Figure 4). This will also affect the offset of the inactive channel (both offsets move in the same direction as the pot is adjusted). This technique may be used to make the offset for each channel equal in magnitude and opposite in polarity, which is desirable in many applications. Besides the complementary nature of the adjusted offsets, their magnitudes•will now be less than one-half of the $V_{\text {os }}$ match specification.
An inexpensive CMOS IC, CD4007 (dual-Complemen-


FIGURE 2. Channel Selection for Ground-Referenced Channel Select Signals.


FIGURE 3. Channel Selection for $-\mathrm{V}_{\mathrm{cc}}$ Referenced Logic Signals.


FIGURE 4. Basic Offset Adjustment.
tary Pair Plus Inverter), may be used to alternately connect dual-offset adjust potentiometers (see Figure 5) allowing independent $\mathrm{V}_{\text {os }}$ adjustment. In this circuit, the channel status output from the Swop Amp is used to drive the CMOS logic, which connects one wiper or the
other to $-\mathrm{V}_{\mathrm{cc}}$. Thus $\mathrm{R}_{1}$ adjusts the offset of channel 1 while $R_{2}$ affects the offset only when channel 2 is selected.


FIGURE 5. Independent Dual-Offset Adjustment.

Note: The CMOS logic requires $-\mathrm{V}_{\mathrm{cc}}$ ( 3 V minimum) and common. The Status Common (pin 5) must be connected to $-\mathrm{V}_{\mathrm{cc}}$.

## APPLICATIONS

The OPA201 is ideal for a variety of applications where a precision amplifier and switch are needed. Since the two input stages are contained on the same IC and are precision laser-trimmed, their offsets match very closely. Therefore, the OPA201 can be used as an auto-zeroing circuit as well as a dual-channel or switchable-gain amplifier. It can also be extended to become a low power 4-channel Swop Amp or dual-channel instrumentation amplifier under control of TTL level logic. General purpose and unique applications are only limited by the user's imagination.
Software auto-zeroing using the Swop Amp is easy to perform (Figure 6). One channel processes signals and the other channel has the input grounded (both channels have the same gain). The system generating the error signal may be a VFC, Iso Amp, ADC, Modulator, etc. When the zero-input channel is selected,
$V_{\text {out }}=V_{\text {error }}+A_{v} V_{\text {os } 2}\left\{\begin{array}{l}V_{\text {error }}=\text { system error voltage } \\ V_{\text {os2 }}=\text { Channel } 2 V_{\text {os }} \\ A_{v}=S \text { wop Amp voltage gain } \\ \\ =1+\left(R_{2} / R_{1}\right)\end{array}\right.$

When the signal channel is selected,

$$
V_{\text {out }}=V_{\text {error }}+A_{V} V_{\text {os } 1}+A_{V} V_{\text {IN }}
$$

Subtracting the "zero" $V_{0}$ from signal $V_{o}$ leaves a corrected output voltage

$$
\begin{aligned}
V_{\text {Out }} & =A_{V} V_{\text {IN }}+A_{V}\left(V_{\text {ost }}-V_{\text {os } 2}\right) \\
& =A_{V}\left(V_{\text {IN }}+\Delta V_{\text {os }}\right)
\end{aligned}
$$

Using this technique, system errors may be reduced to the $\mathrm{V}_{\text {os }}$ match error ( $50 \mu \mathrm{~V}$ untrimmed for CG grade) of the Swop Amp. Obviously the channel used for zeroing could have a voltage reference or AC waveform for gain calibration for an input, instead of ground.
Auto-zeroing may be free-running, with the Swop Amp functioning as a chopper, by connecting an oscillator to the channel select. Figure 6 shows pin 10 grounded, which allows TTL level interfacing. By programming this pin with a voltage level, other logic levels can be accommodated.


FIGURE 6. Input Amplifier for Auto-Zeroing Systems.
The OPA201 requires only external resistors to make a dual-channel amplifier (2-channel multiplexer with gain). Gain for either channel may be noninverting (Figure 7) or inverting (Figure 8) with the usual operational amplifier gain equations applying in each case. In the noninverting case, feedback is connected from the output to each input, with a common feedback resistor for equal gains. The advantage, in inverting gain circuits, is that the signal does not produce a common-mode voltage which can introduce error or input swing limitations. This is especially important in low supply voltage applications where common-mode range becomes limited. Also one channel can be noninverting and the other inverting, which is particularly useful in absolute value circuits. Note that in order to achieve the specified openloop gain and maximum output voltage swing, the total output load including both feedback networks should not be less than $10 \mathrm{k} \Omega$ (see Figures 7 and 8).
Amplifiers with switchable transfer functions are designed much like dual-channel amplifiers, except both inputs are connected in parallel, with each channel configured for a different transfer function. Figure 9 shows a circuit that has a gain of 10 for Channel Select HIGH (channel 1 selected) and a gain of 1000 for Channel Select LOW (channel 2 selected). In this case, the channel select may be thought of as a gain select.


FIGURE 7. Selectable Input Amplifier, Noninverting.


FIGURE 8. Selectable Input Amplifier, Inverting.

FIGURE 9. Switchable Gain Amplifier.
This concept also applies to switchable bandwidth circuits, where AC coupling (high-pass) or smoothing (low-pass) characteristics need to be switched in under

digital control. A wide variety of operational amplifier function circuits may be made selectable or switchable using these techniques.
Figure 10 shows a two-channel differential amplifier. This concept can be expanded to a full high input impedance instrumentation amplifier by adding four input buffer amplifiers or by using two front end Swop Amps followed by an operational amp (Figure 11).


FIGURE10. Low Power Dual-Channel Differential Amplifier.


FIGURE 11. Low Power Dual-Channel Instrumentation Amplifier.


## Quad High-Speed Precision Difef ${ }^{\oplus}$ OPERATIONAL AMPLIFIER

## FEATURES

- WIDE BANDWIDTH: 6.4MHz
- HIGH SLEW RATE: 35V/ $\mu \mathrm{s}$
- LOW OFFSET: $\pm 750 \mu \mathrm{~V}$ max
- LOW BIAS CURRENT: $\pm 4$ pA max
- FAST SETTLING: $1.5 \mu$ s to $0.01 \%$
- STANDARD QUAD PINOUT


## DESCRIPTION

The OPA404 is a high performance monolithic Difer ${ }^{\circledR}$ (dielectrically-isolated FET) quad operational amplifier. It offers an unusual combination of very-low bias current together with wide bandwidth and fast slew rate.

Noise, bias current, voltage offset, drift, and speed are superior to BIFET® amplifiers.
Laser trimming of thin-film resistors gives very-low offset and drift-the best available in a quad FET op amp.
The OPA404's input cascode design allows high precision input specifications and uncompromised high-speed performance.
Standard quad op amp pin configuration allows upgrading of existing designs to higher performance levels. The OPA404 is unity-gain stable.

Difer* Burr-Brown Corp., BIFET ${ }^{*}$ National Semiconductor Corp.

## APPLICATIONS

- PRECISION INSTRUMENTATION
- OPTOELECTRONICS
- SONAR, ULTRASOUND
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DETECTOR ARRAYS


OPA404 Simplified Circuit (Each Amplifier)

## SPECIFICATIONS

ELECTRICAL
At $V_{C C}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA404AG, KP, KU |  |  | OPA404BG |  |  | OPA404SG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline \text { NOISE }^{(1)} \\ & \text { Voltage: } \mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{0}=1 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{o}}=10 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{B}}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{B}}=01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \text { Current } \mathrm{f}_{\mathrm{g}}=01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=01 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} \end{aligned}$ |  |  | $\begin{gathered} 32 \\ 19 \\ 15 \\ 12 \\ 14 \\ 095 \\ 12 \\ 0.6 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{n} V / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{V}$, rms <br> $\mu \mathrm{V}, \mathrm{p}-\mathrm{p}$ <br> fA, p-p <br> $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE <br> Input Offset Voltage KP, KU <br> Average Drift KP <br> Supply Rejection KP, KU <br> Channel Separation | $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC} \\ \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}} \text { to } T_{\mathrm{MAX}} \\ \pm \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V} \text { to } 18 \mathrm{~V} \\ 100 \mathrm{~Hz}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{gathered}$ | $\begin{aligned} & 80 \\ & 76 \end{aligned}$ | $\begin{gathered} \pm 260 \\ \pm 750 \\ \pm 3 \\ \pm 5 \\ 100 \\ 100 \\ 125 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 1 \mathrm{mV} \\ \pm 2.5 \mathrm{mV} \end{gathered}$ | 86 |  | $\pm 750$ | * |  | * | $\begin{gathered} \mu V \\ \mu V \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \mathrm{~dB} \\ \hline \end{gathered}$ |
| BIAS CURRENT Input Bias Current KP, KU | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\begin{aligned} & \pm 1 \\ & \pm 1 \end{aligned}$ | $\begin{gathered} \pm 8 \\ \pm 12 \end{gathered}$ |  | * | $\pm 4$ |  | * | * | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{pA} \end{aligned}$ |
| OFFSET CURRENT Input Offset Current KP, KU | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\begin{aligned} & 0.5 \\ & 05 \end{aligned}$ | $\begin{gathered} 8 \\ 12 \end{gathered}$ |  | * | 4 |  | * | * | pA <br> pA |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  |  | * |  |  | * |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection KP, KU | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 105 \\ 88 \\ 84 \end{gathered}$ | $\begin{gathered} +13,-11 \\ 100 \\ 100 \end{gathered}$ |  | * ${ }^{*}$ | * |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ $\mathrm{dB}$ |

OPEN-LOOP GAIN, DC

| Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 88 | 100 | 92 | * | * | * | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |
| Gain Bandwidth <br> Full,Power Response <br> Slew Rate <br> Settlıng Time $01 \%$ <br> 001\% | $\begin{gathered} \text { Gain }=100 \\ 20 \mathrm{~V} p-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ G \text { Gaın }=-1, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, 10 \mathrm{~V} \text { step } \end{gathered}$ | 4 <br> 24 | $\begin{gathered} 64 \\ 570 \\ 35 \\ 06 \\ 1.5 \end{gathered}$ | 5 28 | * | * | * | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |


| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage Output <br> Current Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ 1 \mathrm{MHz} \text {, open loop } \\ \text { Gain }=+1 \end{gathered}$ | $\begin{gathered} \pm 115 \\ \pm 5 \\ \pm 10 \end{gathered}$ | $\left\|\begin{array}{c} +13.2,-13.8 \\ \pm 10 \\ 80 \\ 1000 \\ \pm 18 \end{array}\right\|$ | $\pm 20$ | * | * | * | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |

POWER SUPPLY

| Rated Voltage |  |  | $\pm 15$ |  |  | * |  |  | * |  | VDC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage Range, Derated Performance Current, Quiescent | $10=0 \mathrm{mADC}$ | $\pm 5$ | 9 | $\pm 18$ 10 | * |  | * | * | * | * | $\begin{gathered} \text { VDC } \\ \mathrm{mA} \end{gathered}$ |


| Specification KP, KU | Ambient temp | -25 0 |  | +85 +70 | * |  | * | -55 |  | +125 | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating | Ambient temp | -55 |  | +125 | * |  | * | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| KP, KU |  | -25 |  | +85 |  |  |  |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| Storage | Ambient temp | -65 |  | +150 | * |  | * | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| $\theta$ Junction-Ambient |  |  | 100 |  |  | * |  |  | * |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| KP, KU |  |  | 120/100 |  |  |  |  |  |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

[^2]NOTES (1) Noise testıng avalable-inquire

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
At $\mathrm{V}_{c c}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA404AG, KP, KU |  |  | OPA404BG |  |  | OPA404SG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification Range KP, KU | Ambient temp. | $\begin{gathered} -25 \\ 0 \end{gathered}$ |  | $\begin{aligned} & +85 \\ & +70 \end{aligned}$ | * |  | * | -55 |  | +125 | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| OFFSET VOLTAGE <br> Input Offset Voltage KP, KU <br> Average Drift KP, KU Supply Rejection | $\mathrm{V}_{\mathrm{CM}}=\mathrm{OVDC}$ | 75 | $\begin{gathered} \pm 450 \\ \pm 1 \\ \pm 3 \\ \pm 5 \\ 96 \end{gathered}$ | $\begin{aligned} & 2 \mathrm{mV} \\ & \pm 3.5 \end{aligned}$ | 80 |  | $\pm 1.5 \mathrm{mV}$ | 70 | $\pm 550$ | $\pm 2.5 \mathrm{mV}$ | $\mu \mathrm{V}$ <br> mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{v} /{ }^{\circ} \mathrm{C}$ dB |
| BIAS CURRENT Input Bias Current | $\mathrm{V}_{\text {CM }}=0 \mathrm{VDC}$ |  | $\pm 32$ | $\pm 200$ |  | * | $\pm 100$ |  | $\pm 500$ | $\pm 5 \mathrm{nA}$ | pA |
| OFFSET CURRENT Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 17 | 100 |  | * | 50 |  | 260 | $25 n A$ | pA |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection KP, KU | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{VDC}$ | $\pm 102$ <br> 82 <br> 80 | $+127,-106$ 99 99 |  | * 86 | * |  | $\pm 10$ 80 | $+12.6,-105$ 88 |  | V dB dB |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 82 | 94 |  | 86 | * |  | 80 | 88 |  | dB |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output <br> Current Output <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{VDCC} \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ \pm 5 \\ \pm 5 \\ \hline \end{gathered}$ | $\begin{gathered} +129,-13.8 \\ \pm 9 \\ \pm 12 \\ \hline \end{gathered}$ | $\pm 30$ | * | * | * | $\pm 11$ $*$ $\pm 8$ | $\begin{gathered} +127,-138 \\ \pm 8 \\ \pm 10 \\ \hline \end{gathered}$ | * | $\begin{gathered} \hline \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \hline \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ |  | 93 | 105 |  | * | * |  | 94 | 11 | mA |

*Specification same as OPA404AG.

ORDERING INFORMATION

|  | OPA404 ( ${ }^{(1)}$ |
| :---: | :---: |
| Basic model number |  |
| Performance grade |  |
| $\mathrm{K}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
| $\mathrm{A}, \mathrm{B}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| $\mathrm{S}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Package code |  |
| $\mathrm{G}=14-\mathrm{pIn}$ ceramic DIP |  |
| $P=14-p$ In plastic DIP |  |
| $U=16-\mathrm{Pin}$ plastic SOIC |  |

MECHANICAL


## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

NOTES:
(1) Packages must be derated based on $\theta_{\mathrm{JC}}=30^{\circ} \mathrm{C} / \mathrm{W}$ or $\theta_{\mathrm{JA}}=120^{\circ} \mathrm{C} / \mathrm{W}$
(2) For supply voltages less than $\pm 18 \mathrm{VDC}$ the absolute maximum input voltage is equal to. $18 \mathrm{~V}>\mathrm{V}_{\mathrm{IN}}>-\mathrm{V}_{\mathrm{CC}}-8 \mathrm{~V}$. See Figure 2.
(3) Short circuit may be to power supply common only Rating applies to $+25^{\circ} \mathrm{C}$ ambient Observe dissipation limit and $\mathrm{T}_{J}$

PIN CONFIGURATION


MECHANICAL

| NOTE: Leads in true position within .010" $(.25 \mathrm{~mm}) R$ at MMC at seating plane. <br> Pin numbers shown for reference only. Numbers may not be marked on package. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | DIM | INCHES |  | MILLIMETERS |  |
|  |  | MIN | MAX | MIN | MAX |
|  | A | . 670 | 710 | 17.02 | 1803 |
|  | C | . 065 | 170 | 1.65 | 4.32 |
| $00^{-1}$ | D | . 015 | . 021 | 038 | 0.53 |
|  | F | . 045 | 060 | 114 | 152 |
| 11 K - | G | 100 BASIC |  | 254 BASIC |  |
| $L^{-}$ | H | 025 | . 070 | 0.64 | 178 |
| - | $J$ | . 008 | . 012 | 0.20 | 0.30 |
| Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2). | K | 120 | 240 | 3.05 | 610 |
|  | L | . 300 BASIC |  | 762 BASIC |  |
|  | M | - | $10^{\circ}$ | - | $10^{\circ}$ |
|  | N | . 009 | 060 | 0.23 | 152 |

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C} . \mathrm{V}_{c c}= \pm 15 \mathrm{VDC}$ unless otherwise noted


POWER SUPPLY REJECTION AND COMMON-MODE
REJECTION vs TEMPERATURE


BIAS AND OFFSET CURRENT
vs TEMPFRRATURE


| Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2) | DIM |  | $\begin{aligned} & \text { josi } \\ & \text { sea } \end{aligned}$ | owit | $.010^{\prime \prime}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | INCHES |  | MILLIMETERS |  |
|  |  | MIN | MAX | MIN | MAX |
|  | A | . 700 | . 800 | 17.78 | 20.32 |
|  | $A_{1}$ | . 685 | 785 | 17.40 | 1994 |
|  | B | . 230 | 290 | 585 | 738 |
|  | $\mathrm{B}_{1}$ | 200 | 250 | 509 | 6.36 |
|  | C | . 120 | 200 | 305 | 509 |
|  | D | . 015 | 023 | 0.38 | 0.59 |
|  | F | 030 | . 070 | 0.76 | 178 |
|  | G | . 100 | SIC | 2.54 | ASIC |
|  | H | . 050 | 100 | 127 | 254 |
|  | J | 008 | . 015 | 020 | 0.38 |
|  | K | 070 | 150 | 178 | 382 |
|  |  |  | ASIC |  | BASIC |
|  | M | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
|  | N | . 010 | . 030 | 025 | 076 |
|  | P | 025 | 050 | 064 | 1.27 |

Top Vlew'


BIAS AND OFFSET CURRENT vs INPUT COMMON MODE VOLTAGE


## TYPICAL PERFORMANCE CURVES [CONT] <br> $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ unless otherwise noted



## TYPICAL PERFORMANCE CURVES [CONT] <br> $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ unless otherwise noted




OPA404

## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA404 offset voltage is laser-trimmed and will require no further trim for most applications. If desired, offset voltage can be trimmed by summing.(see Figure 1). With this trim method there will be no degradation of input offset drift.


FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forwardbiased. Most BIFET® ${ }^{\circledR}$ amplifiers can be destroyed by the loss of $-V_{\mathrm{CC}}$

Unlike BIFET ${ }^{\left({ }^{( }\right)}$amplifiers, the Difef ${ }^{\circledR}$ OPA404 requires input current limiting resistors only if its input voltage can exceed -8 V . A $10 \mathrm{k} \Omega$ series resistor will limit the input current to a safe value with up to $\pm 15 \mathrm{~V}$ input levels even if both supply voltages are lost. (See Figure 2 and Absolute Maximum Ratings).


FIGURE 2. Input Current vs Input Voltage with $\pm \mathrm{V}_{\mathrm{cc}}$ Pins Grounded.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation
of offset voltage and drift.
Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.
Leakage currents across printed circuit boards can easily exceed the bias current of the OPA404. To avoid leakage, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input ptotential (see Figure 3).


FIGURE 3. Connection of Input Guard.

## HANDLING AND TESTING

Measuring the unusually low bias current of the OPA404 is difficult without specialized test equipment; most commercial benchtop testers cannot accurately measure the OPA404 bias current. Low-leakage test sockets and special test fixtures are recommended if incoming inspection of bias current is to be performed.
To prevent surface leakage between pins, the DIP package should not be handled by bare fingers. Oils and salts from fingerprints or careless handling can create leakage currents that exceed the specified OPA404 bias currents.
If necessary, DIP packages and PC board assemblies can be cleaned with Freon TF®, baked for 30 minutes at $85^{\circ} \mathrm{C}$, rinsed with de-ionized water, and baked again for 30 minutes at $85^{\circ} \mathrm{C}$. Surface contamination can be prevented by the application of a high-quality conformal coating to the cleaned PC board assembly.

## BIAS CURRENT CHANGE VERSUS COMMON－MODE VOLTAGE

The input bias currents of most popular BIFET® opera－ tional amplifiers are affected by common－mode voltage （Figure 4）．Higher input FET gate－to－drain voltage causes leakage and ionization（bias）currents to increase． Due to its cascode input stage，the extremely－low bias


FIGURE 4．Input Bias Current Versus Common－Mode Voltage．
current of the OPA404 is not compromised by common－ mode voltage．

## APPLICATIONS CIRCUITS

Figures 5 through 11 are circuit diagrams of various applications for the OPA404．


FIGURE 5．Auto－Zero Amplifier．

FIGURE 6．Low－Droop Positive Peak Detector．


FIGURE 7．Voltage－Controlled Microamp Currrent Source．


FIGURE 8. Sensitive Photodiode Amplifier.


FIGURE 9. FET Instrumentation Amplifier with Shield Driver.

$t 0 t \forall d O$
FIGURE 10. 8 -Pole 10 Hz Low-Pass Filter.



OPA445

MILITARY
VERSION
AVAILABLE

## High Voltage FET-Input OPERATIONAL AMPLIFIER

## FEATURES

- WIDE POWER SUPPLY RANGE: $\pm 10 \mathrm{~V}$ to $\pm 45 \mathrm{~V}$
- HIGH SLEW RATE: $10 \mathrm{~V} / \mu \mathrm{s}$
- LOW INPUT BIAS CURRENT: 50pA max
- STANDARD-PINOUT TO-99 AND DIP PACKAGES


## DESCRIPTION

The OPA445 is a monolithic operationai amplifier capable of operation from power supplies up to $\pm 45 \mathrm{~V}$ and output currents of 15 mA . It is useful in a wide variety of applications requiring high output voltage or large common-mode voltage swings.
The OPA445's high slew rate provides wide powerbandwidth response, which is often required for high voltage applications. FET input circuitry allows

## APPLICATIONS

- TEST EQUIPMENT
- HIGH VOLTAGE REGULATORS
- POWER AMPLIFIERS
- DATA ACQUISITION
- SIGNAL CONDITIONING
the use of high impedance feedback networks, thus minimizing their output loading effects. Laser trimming of the input circuitry yields low input offset voltage and drift.
The OPA445 is unity-gain stable and requires no external compensation components. It is available in both industrial $\left(-25^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ and military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ temperature ranges.



## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{V}_{\mathrm{S}}= \pm 40 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified

| PARAMETER | CONDITIONS | OPA445SM |  |  | OPA445BM |  |  | OPA445AP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| OFFSET VOLTAGE <br> Input Offset Voltage Average Drift Supply Rejection | $\begin{gathered} V_{C M}=0 V \\ T_{A}=T_{M I N} \text { to } T_{\text {MAX }} \\ V_{S}= \pm 10 \mathrm{~V} \text { to } \pm 50 \mathrm{~V} \end{gathered}$ | * | 05 $*$ $*$ | 10 | 80 | $\begin{gathered} 10 \\ 10 \\ 110 \end{gathered}$ | 30 | * | $\begin{aligned} & 20 \\ & 15 \end{aligned}$ | 50 | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT Input Bias Current Over Temperature | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | * | $100$ |  | 20 | $\begin{aligned} & 50 \\ & 10 \end{aligned}$ |  | 50 | $\begin{aligned} & 100 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{nA} \end{aligned}$ |
| OFFSET CURRENT Input Offset Current Over Temperature | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | * | $50$ |  | 4 | $\begin{gathered} 10 \\ 5 \end{gathered}$ |  | 20 | $\begin{aligned} & 40 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{nA} \end{aligned}$ |
| IMPEDANCE <br> Differential Common-Mode |  |  | * |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \\ & \hline \end{aligned}$ |  |  | * |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 30 \mathrm{~V},$ <br> Over temp |  | * |  | $\begin{gathered} \pm 35 \\ 80 \end{gathered}$ | 95 |  |  | * |  | V <br> dB |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gaın Over Temperature | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ | * | * |  | $\begin{gathered} 100 \\ 97 \end{gathered}$ | 105 |  | * | * |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |  |  |  |
| Gain Bandwidth Full Power Response | Small sıgnal $35 \mathrm{~V}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ | * |  |  | 45 | $\begin{gathered} 2 \\ 55 \end{gathered}$ |  | * | * |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{kHz} \end{aligned}$ |
| DYNAMIC RESPONSE |  |  |  |  |  |  |  |  |  |  |  |
| Slew Rate <br> Rise Time Overshoot | $\begin{gathered} V_{0}= \pm 35 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 200 \mathrm{mV} \\ \mathrm{~A}_{\mathrm{V}}=+1 \\ \mathrm{Z}_{\mathrm{L}}=5 \mathrm{k} \Omega \\| 50 \mathrm{pF} \end{gathered}$ | * |  |  | 5 | $\begin{array}{r} 10 \\ 100 \\ 30 \\ \hline \end{array}$ |  | * |  |  | $\begin{gathered} \mathrm{V} / \mu \mathrm{s} \\ \mathrm{~ns} \\ \% \end{gathered}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output, over temp <br> Current Output <br> Output Resistance <br> Short Circuit Current | $\begin{gathered} R_{\mathrm{L}}=5 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 28 \mathrm{~V} \\ \mathrm{DC} \text {, open loop } \end{gathered}$ | * | * |  | $\pm 35$ $\pm 15$ | $\begin{aligned} & 220 \\ & \pm 26 \end{aligned}$ |  | * | * |  | $V$ $m A$ $\Omega$ $m A$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Rated Voltage, $\pm \mathrm{V}_{\mathrm{s}}$ <br> Voltage Range, $\pm \mathrm{V}_{\mathrm{s}}$ <br> Derated Performance <br> Current, Quiescent | Over temp $\mathrm{I}_{0}=0 \mathrm{~mA}$ | * | * | * | $\pm 10$ | $\begin{aligned} & \pm 40 \\ & 38 \end{aligned}$ | $\begin{gathered} \pm 45 \\ 45 \end{gathered}$ | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification Operatıng <br> $\theta$ Junction-Ambient | Ambient temp | $\begin{gathered} -55 \\ * \end{gathered}$ | * | ${ }_{+}^{+125}$ | -25 -55 | 200 | +85 +125 | * ${ }^{*}$ | 100 | $*$ +85 | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

*Specification same as OPA445BM

## ORDERING INFORMATION



## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

CONNECTION DIAGRAMS


MECHANICALS

|  |  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | DIM | MIN | MAX | MIN | MAX |
|  | A | 335 | 370 | 851 | 940 |
| -- | B | 305 | 335 | 775 | 851 |
| 1 C C $1+0 \cdot+1 \mathrm{~N}$ | C | 165 | 185 | 419 | 470 |
| $\underline{\square}$ | D | 016 | 021 | 041 | 053 |
| - $\square^{\circ}$ - | E | 010 | 040 | 025 | 102 |
| E F | F | 010 | 040 | 025 | 102 |
| Seatıng \|| K | G | 200 BASIC |  | 508 BASIC |  |
| Plane | H | 028 | 034 | 071 | 086 |
|  | J | 029 | 045 | 074 | 114 |
| NOTE Leads in true | K | 500 | - | 127 | - |
| position within 0 010" | L | 110 | 160 | 279 | 406 |
| -D ( 025 mm ) R at MMC | M | $45^{\circ}$ BASIC |  | $45^{\circ}$ BASIC |  |
| at seatıng plane | N | 095105 |  | 241 | 267 |
| $A_{1} \longrightarrow$ |  | INCHES |  | MILLIMETERS |  |
|  | DIM | MIN | MAX | MIN | MAX |
|  | A | 355 | 400 | 903 | 1016 |
| $\square$ | $\mathrm{A}_{1}$ | 340 | 385 | 865 | 980 |
| $B_{1} \mathrm{~B}$ | B | 230 | 290 | 585 | 738 |
|  | $\mathrm{B}_{1}$ | 200 | 250 | 509 | 636 |
| $P$ MLJTM -M | C | 120 | 200 | 305 | 509 |
|  | D | 015 | 023 | 038 | 059 |
|  | F | 030 | 070 | 076 | 178 |
| NOTE Leads in true | G | 100 BASIC |  | 254 BASIC |  |
| P1 pisition within $0010{ }^{\prime \prime}$ | H | 025 | 050 | 064 | 127 |
| [- C $\because 25 \mathrm{~mm}) \mathrm{R}$ at MMC | $J$ | 008 | 015 | 020 | 038 |
| at seatıng plane | K | 300 BASIC |  | 178 <br> 763 BASIC |  |
|  | L | 300 BASIC |  | 763 BASIC |  |
| $0 \cdot 0.1$ | M | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| Seatıng Plane | N | 010 | 030 | 025 | 076 |
|  | P | 025 | 050 | 064 | 127 |

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}$ unless otherwise noted




## INSTALLATION AND OPERATING INSTRUCTIONS

The OPA445 may be operated from power supplies up to $\pm 45 \mathrm{~V}$ or a total of 90 V . Power supplies should be bypassed with $0.022 \mu \mathrm{~F}$ capacitors, or greater, near the power supply pins. Be sure that the capacitors are appropriately rated for the supply voltage used.
The OPA445 can supply output currents of 15 mA and larger. This would present no problem for a standard op amp operating from $\pm 15 \mathrm{~V}$ supplies. With high supply voltages, however, internal power dissipation of the op amp can be quite large. Operation from a single power supply (or unbalanced power supplies) can produce even larger power dissipation since a larger voltage is impressed across the conducting output transistor.
Dissipation should be limited to 680 mW at $25^{\circ} \mathrm{C}$. At temperatures above $25^{\circ} \mathrm{C}$, the maximum dissipation should be derated according to the thermal resistance of the package type used.
Package thermal resistance, $\theta_{\mathrm{JC}}$, is affected by mounting techniques and environments. The figures provided are typical for common mounting configurations with convection air flow. Poor air circulation and use of sockets can signficantly increase thermal resistance. Best thermal performance is achieved by soldering the op amp into a circuit board with wide printed circuit traces to allow greater conduction through the op amp leads. Simple clip-on heat sinks can reduce the thermal resistance of the TO- 99 metal package by as much as $50^{\circ} \mathrm{C} / \mathrm{W}$.
A short-circuit to ground will produce a typical output current of 25 mA . With $\pm 40 \mathrm{~V}$ power supplies, this creates an internal power dissipation of 1.0 W . This exceeds the maximum rating for the device, and is not recommended. Permanent damage is unlikely, however, since the short-circuit output current will diminish as the junction temperature rises.

## TYPICAL APPLICATIONS



FIGURE 1. Offset Voltage Trim.


FIGURE 2. Voltage-to-Current Converter.


FIGURE 3. Programmable Voltage Source.


# High Current - High Power OPERATIONAL AMPLIFIER 

## FEATURES

- WIDE SUPPLY RANGE
$\pm 10$ to $\pm 40$ Volts
- HIGH OUTPUT CURRENT $\pm 10$ Amps Peak
- HIGH OUTPUT POWER 260 Watts Peak
- SMALL SIZE: TO-3 PACKAGE


## APPLICATIONS

- SERVO AMPLIFIER
- motor driver
- ACTUATOR CONTROL
- AUDIO AMPLIFIER
- SYNCRO DRIVER
- POWER SUPPLY REGULATOR


## DESCRIPTION

The OPA501 is a high power operational amplifier. Its high current output stage delivers $\pm 10 \mathrm{~A}$ yet the amplifier is unity-gain stable and it can be used in any operational amplifier configuration. The 260 W peak output capability allows the OPA501 to drive loads (such as motors) with a greater safety margin.
Safe operating area is fully specified and output current limiting is provided to protect both the amplifier and the load from excessive current.
This hybrid IC is housed in an 8-pin hermetic TO-3 package. The electrically-isolated package allows direct mounting to chassis or heat sink without an insulating washer or spacer which would increase thermal resistance.


## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{TC}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{Vcc}=28 \mathrm{VDC} \quad(\mathrm{OPA501RM} / \mathrm{AM}), \pm \mathrm{VcC}=34 \mathrm{VDC}(\mathrm{OPA} 501 \mathrm{SM} / \mathrm{BM})$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA501RM/AM |  |  | OPA501SM/BM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| RATED OUTPUT(1)(2) <br> Output Current, <br> Continuous(3) <br> Output Voltage(3) | $\begin{gathered} \mathrm{RL}_{\mathrm{L}}=2 \Omega(\mathrm{RM} / \mathrm{AM}) \\ \mathrm{R}_{\mathrm{L}}=26 \Omega(\mathrm{SM} / \mathrm{BM}) \\ \mathrm{I}_{\mathrm{O}}=10 \mathrm{~A} \text { peak } \end{gathered}$ | $\begin{aligned} & \pm 10 \\ & \pm 10 \\ & \pm 20 \end{aligned}$ | 23 |  | $\pm 26$ | $\pm 29$ |  | $\begin{aligned} & A \\ & A \\ & \text { V } \end{aligned}$ |
| DYNAMIC RESPONSE <br> Bandwidth, Unity Gain Full Power Bandwidth Slew Rate | Small Sıgnal $\begin{gathered} V_{0}=40 \mathrm{Vp-p}, \mathrm{R}_{\mathrm{L}}=8 \Omega \\ R_{\mathrm{L}}=5 \Omega(\mathrm{RM} / \mathrm{AM}) \\ R_{L}=65 \Omega(\mathrm{SM} / \mathrm{BM}) \end{gathered}$ | $\begin{gathered} 10 \\ 1.35 \\ 135 \end{gathered}$ | $\begin{gathered} 1 \\ 16 \end{gathered}$ |  | * | * |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ |
| INPUT OFFSET VOLTAGE <br> Initial Offset vs Temperature <br> vs Supply Voltage | $\begin{aligned} & -25^{\circ} \mathrm{C}<\mathrm{T}<+85^{\circ} \mathrm{C}(\mathrm{AM} / \mathrm{BM}) \\ & -55^{\circ} \mathrm{C}<\mathrm{T}<+125^{\circ} \mathrm{C}(\mathrm{RM} / \mathrm{SM}) \end{aligned}$ | - | $\begin{gathered} \pm 5 \\ \pm 10 \\ \pm 35 \end{gathered}$ | $\begin{aligned} & \pm 10 \\ & \pm 65 \end{aligned}$ |  | $\begin{aligned} & \pm 2 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 5 \\ & \pm 40 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{N} \\ \hline \end{gathered}$ |
| INPUT BIAS CURRENT <br> Initial <br> vs Temperature vs Supply Voltage | $T_{\text {case }}=+25^{\circ} \mathrm{C}$ |  | $\begin{gathered} 15 \\ \pm 0.05 \\ \pm 002 \end{gathered}$ | 40 |  | ** | 20 | nA $n A{ }^{\circ} \mathrm{C}$ nAN |
| INPUT DIFFERENCE CURRENT <br> Initial vs Temperature | $\begin{gathered} T_{\text {case }}=+25^{\circ} \mathrm{C} \\ -25^{\circ} \mathrm{C}<\mathrm{T}<+85^{\circ} \mathrm{C} \text { (AM/BM) } \\ -55^{\circ} \mathrm{C}<\mathrm{T}<+125^{\circ} \mathrm{C} \text { (RM/SM) } \\ \hline \end{gathered}$ |  | $\begin{gathered} \pm 5 \\ \pm 0.01 \end{gathered}$ | $\pm 10$ |  | $\begin{gathered} \pm 2 \\ \pm 0.01 \end{gathered}$ | $\pm 3$ | nA <br> $n A{ }^{\circ} \mathrm{C}$ <br> $n A{ }^{\circ} \mathrm{C}$ |
| OPEN-LOOP GAIN, DC | $\begin{gathered} R_{\mathrm{L}}=5 \Omega(\mathrm{RM} / \mathrm{AM}) \\ \mathrm{R}_{\mathrm{L}}=6.5 \Omega(\mathrm{SM} / \mathrm{BM}) \end{gathered}$ | 94 | 115 |  | 98 | 115 |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| INPUT IMPEDANCE <br> Differential Common-mode |  |  | $\begin{gathered} 10 \\ 250 \end{gathered}$ |  |  | * |  | $\begin{aligned} & \mathrm{M} \Omega \\ & \mathrm{M} \Omega \end{aligned}$ |
| INPUT NOISE Voltage Noise Current Noise | $\begin{aligned} & f_{n}=0.3 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{n}}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{n}}=0.3 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{n}}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} 3 \\ 5 \\ 20 \\ 4.5 \end{gathered}$ |  |  | * |  | $\mu \mathrm{V}$, p-p $\mu \mathrm{V}$, rms pA, p-p $\mathrm{pA}, \mathrm{rms}$ |
| INPUT VOLTAGE RANGE Common-mode Voltage(4) Common-mode Rejection | Linear Operation $F=D C, V_{C M}= \pm\left(\left\|V_{C C}\right\|-6\right)$ | $\begin{gathered} \pm\left(\left\|\mathrm{Vccl}_{\mathrm{cc}}\right\|-6\right) \\ 70 \end{gathered}$ | $\begin{gathered} \pm\left(\left\|V_{c c}\right\|-3\right) \\ 110 \end{gathered}$ |  | $80$ | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Operating Voltage Range Current, quiescent |  | $\pm 10$ | $\begin{array}{r}  \pm 28 \\ \pm 2.6 \end{array}$ | $\begin{aligned} & \pm 36 \\ & \pm 10 \end{aligned}$ | * | $\pm 34$ | $\pm 40$ | $\begin{gathered} V \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification, RM/SM <br> AM/BM <br> Operating, derated performance, AM/BM Storage | case | $\begin{aligned} & -55 \\ & -25 \\ & -55 \\ & -65 \end{aligned}$ |  | $\begin{gathered} +125 \\ +85 \\ +125 \\ +150 \end{gathered}$ |  |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| THERMAL RESISTANCE | Steady State OJc $^{\text {c }}$ |  | 2.0 | 2.2 |  | * | * | ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |

*Specification same as for OPA501RM/AM

## NOTES:

1. Package must be derated based on a junction to case thermal resistance of $2.2^{\circ} \mathrm{C} / \mathrm{W}$ or a junction to ambient thermal resistance of $30^{\circ} \mathrm{C} / \mathrm{W}$.
2. Safe Operating Area and Power Derating Curves must be observed.
3. With $\pm$ Rsc $=0$. Peak output current is typically greater than 10A if duty cycle and pulse width limitations are observed Output current greater than 10A is not guaranteed.
4. The absolute maximum voltage is 3 V less than supply voltage.

## ABSOLUTE MAXIMUM RATINGS

| Power Supply Voltage ( $\mathrm{V}_{\mathrm{cc}}$ ) | 40VDC |
| :---: | :---: |
| Power Dissipation at $+25^{\circ} \mathrm{C}^{(1)(2)}$ | 79W |
| Differential Input Voltage | $\pm V_{c c}-3 V$ |
| Common-Mode Input Voltage | $\pm \mathrm{V}_{\text {cc }}$ |
| Operating Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 seconds) | $+300^{\circ} \mathrm{C}$ |
| Junction Temperature | $+200^{\circ} \mathrm{C}$ |
| Output Short-Circuit Duration ${ }^{(3)}$ | Continuous |

## NOTES

1 At case temperature of $+25^{\circ} \mathrm{C}$. Derate at $22^{\circ} \mathrm{C} / \mathrm{W}$ above case temperature of $+25^{\circ} \mathrm{C}$
2 Average dissipation
3 Within safe operatıng area and with appropriate derating.
CONNECTION DIAGRAM

ORDERING INFORMATION




## MECHANICAL



NOTE. Leads in true position within $0.010^{\prime \prime}(0.25 \mathrm{~mm}) R$ at MMC at seating plane.
Pin numbers shown for reference only Numbers may not be marked on package.

|  | INCHES |  |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN |  | MAX | MIN |  |
|  | 1510 | 1550 | 3835 | 3937 |  |
| B | 745 | 770 | 1892 | 1956 |  |
| C | 260 | 300 | 660 | 762 |  |
| D | 038 | 042 | 097 | 107 |  |
| E | 080 | 105 | 203 | 267 |  |
| F | $40^{\circ}$ BASIC | $40^{\circ}$ BASIC |  |  |  |
| G | 500 BASIC |  | 127 BASS |  |  |
| H | 1186 BASIC | 3012 BASIC |  |  |  |
| J | 593 BASIC |  | 1506 BASIC |  |  |
| K | 400 | 500 | 1016 | 1270 |  |
| Q | 151 | 161 | 384 | 409 |  |
| R | 980 | 1020 | 2489 | 2591 |  |

## TYPICAL PERFORMANCE CURVES

(Typical at $+25^{\circ}$ case and $\pm \mathrm{V}_{\mathrm{CC}}=28 \mathrm{VDC}$ unless otherwise noted.



Time ( $10 \mu \mathrm{Sec} / \mathrm{Div}$ )

PULSE RESPONSE, $\mathrm{AV}=+1$


Time ( $100 \mu \mathrm{Sec} / \mathrm{Div}$ )

## INSTALLATION AND OPERATING INSTRUCTIONS

## PROPER GROUNDING AND POWER SUPPLY BYPASSING

Particular attention should be given to proper grounding practices because the large output currents can cause significant ground-loop errors. Figure 1 illustrates proper connections.


FIGURE 1. Proper Power Supply Connections.
Note that the connections are such that the load curent does not flow through the wire connecting the signal ground point to the power supply common. Also, power supply and load leads should be run physically separated from the amplifier input and signal leads.
The amplifier should be power-supply-bypassed with $10 \mu \mathrm{~F}$ tantalum capacitors connected as close to pins 3 and 6 as possible. The capacitors should be connected to the load ground rather than the signal ground.

## CURRENT LIMITS

The OPA501 amplifier is designed so that both the positive and negative load current limits can be set independently with external resistors $\mathrm{R}_{+\mathrm{sc}}$ and $\mathrm{R}_{-s c}$ respectively. The approximate value of these resistors is given by the equation:

$$
R_{S C}=\left(\frac{0.65}{I_{\text {LIMIT }}}-0.0437\right) \mathrm{ohms}
$$

$\mathrm{I}_{\text {Limit }}$ is the desired maximum current in amperes. The power dissipation of the current limit resistor is:

$$
\mathbf{P}_{\text {max }}=\mathbf{R}_{\mathrm{SC}}\left(\mathbf{l}_{\text {LIMIT }}\right)^{2} \text { watts }
$$

$\mathrm{R}_{\text {sc }}$ is in ohms and $\mathrm{I}_{\text {LImIT }}$ is in amperes.
Current limit resistors carry the full amplifier output current so lead lengths should be minimized. Highly inductive resistors can cause loop instability. Variation in $\mathrm{I}_{\text {Limit }}$ with case temperature is shown in the Typical Performance Curves.
The amplifier should be used with as low a current limit as possible for its particular application. This will minimize the chance of damaging the amplifier under abnormal load
conditions and will increase reliability by limiting internal power dissipation.
The current limits may be used to generate other functions such as constant current supplies and torque or stall current limits for servomotor applications.

## HEAT SINKING

The OPA501 requires a heat sink to limit output transistor junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) to an absolute maximum of $+200^{\circ} \mathrm{C}$. The steady-state thermal circuit is illustrated in Figure 2.


FIGURE 2. Simplified Steady-State Heat Flow Model.

Junction temperature $\left(T_{J}\right)$ is found from the equation:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{P}_{\mathrm{D}}\left(\theta_{\mathrm{JC}}+\theta_{\mathrm{CS}}+\theta_{\mathrm{SA}}\right)+\mathrm{T}_{\mathrm{A}}
$$

Where $P_{D}=$ average amplifier power dissipation (W)
$\boldsymbol{\theta}_{\mathrm{JC}}=$ junction to case thermal resistance $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
$\theta_{\mathrm{CS}}=$ device mounting thermal resistance
( ${ }^{\circ} \mathrm{C} / \mathrm{W}$ )
$\boldsymbol{\theta}_{\mathrm{SA}}=$ heat sink thermal resistance $\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
$\mathrm{T}_{\mathrm{A}}=$ ambient temperature ( ${ }^{\circ} \mathrm{C}$ )
For most heat sink calculations the quiescent power dissipation is very low ( $<1$ watt) and can be disregarded with only a small error.
The minimum size heat sink can be found from the equation:

$$
\theta_{\mathrm{SA}}=\frac{\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{A}}}{\mathrm{P}_{\mathrm{D}}}-\theta_{\mathrm{CS}}-\theta_{\mathrm{JC}}
$$

Example: Find the maximum thermal resistance (smallest heat sink) that can be used for an OPA501 with $\pm \mathrm{V}_{\mathrm{cc}}=$ 28 VDC . Output voltage is +10 VDC across a $10 \Omega$ resistor and ambient temperature is $+50^{\circ} \mathrm{C}$ :
$P_{D}=[(+28 \mathrm{VDC})-(+10 \mathrm{VDC})] \times \frac{+10 \mathrm{VDC}}{10 \Omega}=18 \mathrm{~W}$
$\theta_{\mathrm{SA}}=\frac{200^{\circ} \mathrm{C}-50^{\circ} \mathrm{C}}{18 \mathrm{~W}}-0.1^{\circ} \mathrm{C} / \mathrm{W}-2.2^{\circ} \mathrm{C} / \mathrm{W}$
$\theta_{\mathrm{SA}}=6.03^{\circ} \mathrm{C} / \mathrm{W}$ maximum
As large a heat sink as possible should be used. $\theta_{\text {cs }}$ depends on the flatness of the heat sink, the thermal compound used, and the roughness of the mating surfaces. Typical values are between $0.1^{\circ} \mathrm{C} / \mathrm{W}$ and $0.3^{\circ} \mathrm{C} / \mathrm{W}$ for a TO-3 package properly mounted on a heat sink.

The OPA501 mounting flange is electrically-isolated and can be mounted directly to a heat sink without insulating washers or spacers. Screws with Bellville spring washers are recommended to maintain positive clamping pressure on heat sink mounting surfaces. Long periods of thermal cycling can loosen mounting screws and increase $\theta_{\mathrm{cs}}$.
The output transistor thermal resistance $\left(\theta_{\mathrm{JC}}\right)$ is a function of output current pulse width, pulse shape, and duty cycle. Long duration pulses allow the junction temperature to approach its steady state value while shorter pulses cause a lower peak junction temperature due to the junction's thermal time constant. Heat is conducted rapidly away from the junction so that as duty cycle decreases, junction temperature decreases.
Steady state $\theta_{\mathrm{JC}}$ is rated at $2.2^{\circ} \mathrm{C} / \mathrm{W}$ maximum. In applications where the amplifier's output current alternates between output transistors-for example, an AC amplifier-the-transistor $\theta_{\mathrm{JC}}$ will depend on frequency as shown in Figure 3.


FIGURE 3. Effective $\theta_{\mathrm{JC}}$ for Applications Where Output Current Alternates Between Output Transistors.

Example: OPA501SM with $\pm \mathrm{V}_{\mathrm{CC}}=28 \mathrm{VDC}$; heat sink $\theta_{\mathrm{SA}}=0.4^{\circ} \mathrm{C} / \mathrm{W}$; output $=11.2 \mathrm{VAC}, \mathrm{rms} 400 \mathrm{~Hz}$ (sine) at $5 \mathrm{~A}, \mathrm{rms}$; Power Factor $=1.0$; assume a mounting resistance of $0.1^{\circ} \mathrm{C} / \mathrm{W}$ and an ambient temperature of $+25^{\circ} \mathrm{C}$.

The power dissipated by the OPA501, $\mathrm{P}_{\mathrm{D}}$, is equal to the power delivered by the power supplies, $\mathrm{P}_{\mathrm{s}}$, minus the power delivered to the load, $\mathrm{P}_{\mathrm{L}}$.

Peak output current is $(5 \mathrm{~A})(\sqrt{2})=7.07 \mathrm{~A}$ peak.
$\mathrm{P}_{\mathrm{S}}=\left(\mathrm{V}_{\mathrm{CC}}\right)\left(\mathrm{l}_{\mathrm{AVG}}\right)=(28 \mathrm{~V})(2 / \pi)(7.07 \mathrm{~A})=126 \mathrm{~W}$.
Note that the power delivered by the power supply is equal to its voltage times the average current (not rms). Average is equal to $2 / \pi$ times peak for a sine wave.

$$
P_{1}=(11.2 \mathrm{VAC})(5 \mathrm{~A})=56 \mathrm{~W}
$$

Average power dissipation of the amplifier is 126 W $56 \mathrm{~W}=70 \mathrm{~W}$. From Figure 3, the effective value of $\theta_{\mathrm{JC}}$ at 400 Hz is $0.6 \times$ the rated $\theta_{\mathrm{JC}}$, threrfore, $\theta_{\mathrm{JC}}=1.32^{\circ} \mathrm{C} / \mathrm{W}$.

This accounts for the fact that each output transistor is "resting" during alternate half cycles.

The junction temperature will be:

$$
\mathrm{T}_{\mathrm{J}}=(70 \mathrm{~W})\left(1.32+0.1+0.4^{\circ} \mathrm{C} / \mathrm{W}\right)+25^{\circ} \mathrm{C}=152^{\circ} \mathrm{C}
$$

This is well below the maximum junction temperature limit of $200^{\circ} \mathrm{C}$. Best circuit reliability can be achieved, however, by keeping junction temperature to a minimum. In this case, a lower $\pm \mathrm{V}_{\text {cc }}$ could be used to further reduce amplifier power dissipation.
At frequencies of 50 Hz or less the junction temperature will change in response to the instantaneous dissipa-tion-the product of the instantaneous voltage and current across the power transistors. Under approximately 50 Hz the junction will heat in response to the peak dissipation condition which occurs at an output of one-half the power supply voltage. In the previous example, the peak dissipation can be found as follows:

Peak dissipation occurs at half of $28 \mathrm{~V}=14 \mathrm{~V}$ output.
The load impedance $\mathrm{Z}_{\mathrm{LOAD}}=11.2 \mathrm{~V} / 5 \mathrm{~A}=2.24 \Omega$.
The load current at peak dissipation $=$ $14 \mathrm{~V} / 2.24 \Omega=6.25 \mathrm{~A}$.
The peak dissipation $=(14 \mathrm{~V})(6.25 \mathrm{~A})=87.5 \mathrm{~W}$.
Furthermore, the $\theta_{\mathrm{JC}}$ at this low frequency is equal to its specified value of $2.2^{\circ} \mathrm{C} / \mathrm{W}$ (see Figure 3). In this case, the junction temperature would be:

$$
\mathrm{T}_{\mathrm{J}}=(87.5 \mathrm{~W})\left(2.2+0.1+0.4^{\circ} \mathrm{C} / \mathrm{W}\right)+25^{\circ} \mathrm{C}=261^{\circ} \mathrm{C}
$$

This exceeds the maximum specified junction temperature and is clearly unacceptable. More examples of this type of calculation can be found in Burr-Brown Application Note AN-123.

## SAFE OPERATING AREA (SOA)

In addition to the limits imposed by power dissipation, the amplifier's output transistors are also limited by a


FIGURE 4. Transistor Safe Operating Area at $+25^{\circ} \mathrm{C}$ Case Temperature.
second breakdown region. This occurs because of increased emitter current density due to current crowding at higher operating voltages. Both the dissipation and second breakdown limits depend on time and temperature. Figure 4 shows each output transistor's SOA at a case temperature of $+25^{\circ} \mathrm{C}$.
Limits for short pulse widths are substantially greater than for steady state (DC). At a case temperature of $+125^{\circ} \mathrm{C}$ the SOA limits are reduced (see Figure 5). The SOA shown in these curves is based on a conservative linear derating of both the power dissipation and the second breakdown region.


FIGURE 5. Transistor Safe Operating Area at $+125^{\circ} \mathrm{C}$ Case Temperature.

Resistive loads are easy to analyze by simply plotting load lines on the SOA curve. If the curve representing the load line stays within the OPA501 output transistor SOA curve and all other parameters are observed, such as case temperature, etc., the amplifier will be safe: The load line can swing through the larger SOA limits if their time duration constraints are stríctly observed.

Reactive loads present a more complex problem since the output voltage and current are not in phase. This results in the reactive load line becoming elliptical (when plotted on linear axes) which requires a larger SOA for safe operation.

Although detailed analysis is beyond the scope of this data sheet, the load line can be viewed on an oscilloscope as shown in Figure 6. The $\mathrm{X}-\mathrm{Y}$ display is driven by the voltage across the load and by the current into the load.

This set up can also display voltage and current stress across the OPA501 output transistors as shown in Figure 7. This data can then be compared to the SOA limits.

The amplifier is designed to operate with electromotive-force-generating loads such as servomotors, relays, and act uators. Careful attention must be paid to both the load characteristics and the amplifier's SOA to ensure safe operation.



FIGURE 7. Output Transistor Safe Operating Area Stress Display.


FIGURE 8. Servomotor Amplifier.

Figure 8 shows the OPA501 configured as a DC permanent magnet motor driver. The armature current $\left(\mathrm{I}_{\mathrm{A}}\right)$ and motor voltage ( $\mathrm{V}_{\mathrm{m}}$ ) are monitored within an oscilloscope in the $\mathrm{X}-\mathrm{Y}$ mode displaying $\mathrm{I}_{\mathrm{A}}$ and $\mathrm{V}_{\mathrm{m}}$ respectively. Slewing the motor with a 4 Hz sine wave results in the motor power ellipse of Figure 9. The input level has been adjusted to give $\pm 20 \mathrm{~V}, \mathrm{pk}$, across the motor. An examination of the power ellipse indicates that the instan-


FIGURE 9. D.C. Servomotor Load Line.
taneous power delivered to the motor exceeds the amplifier output transistor's safe operating area at a case temperature of $+25^{\circ} \mathrm{C}$. The point at which the motor shows 0 V at -6.9 A is a problem. The voltage across the output transistor is $28 \mathrm{~V}-0 \mathrm{~V}=28 \mathrm{~V}$. Checking the SOA curve shows that the amplifier can safely withstand this condition for slightly under 5 msec . At 4 Hz this transient swing outside the DC SOA region is exceeded for much longer than 5 msec . Continued operation under these conditions will result in failure. Peak junction temperatures should not exceed $+200^{\circ} \mathrm{C}$. Perhaps a motor with a higher impedance winding should be considered for this application. Current limiting and lower supply voltage can also reduce dissipation.
Motors used in servo applications often required a surprisingly large current to accelerate quickly. Worst case conditions occur when the motor is operating at full speed and is suddenly slammed into reverse ("plugging"). This condition is illustrated in Figure 10 when a DC servomotor is driven by a bipolar square wave. As the motor reverses direction a large surge current flows, causing very high peak power dissipation in the amplifier. After several time constants (determined by the inertia moment) the current drops to a lower steady-state value. Loading the motor increases the motor average power and amplifier dissipation. SOA curves should be checked for safe operation under these surge conditions.
The OPA501 current limits may be set to clip the high surge currents to a safe level. This is shown in Figure 11. Note that the current limit does limit the servo motor peak acceleration.

Inductive loads should be investigated for high peak transients generated by a collapsing magnetic field. Resistive damping can reduce this problem and although the amplifier has substrate diodes as part of the Darlington output transistor structure, external diodes are recommended for heavy clamping.
Fast diodes such as those normally used as rectifiers in switching power supplies are suitable.


FIGURE 10. Servomotor Drive - "Plugging"


FIGURE 11. Servomotor Drive With Current Limit.


## High Current-High Power <br> OPERATIONAL AMPLIFIER

## FEATURES

- WIDE SUPPLY RANGE: $\pm 10 \mathrm{t}$ to $\pm 30 \mathrm{~V}$
- HIGH OUTPUT CURRENT: 5A peak
- CLASS A/B OUTPUT STAGE: Low distortion
- SMALL TO-3 PACKAGE


## APPLICATIONS

- SERVO AMPLIFIER
- motor driver
- Syncro excitation
- AUDIO AMPLIFIER
- TEST PIN DRIVER


## DESCRIPTION

The OPA511 is a high voltage, high current operational amplifier designed to drive a wide variety of resistive and reactive loads. Its complementary class A/B output stage provides superior performance in applications requiring freedom from cross-over distortion. User-set current limit circuitry provides protection to the amplifier and load in fault conditions.
The OPA511 employs a laser-trimmed monolithic integrated circuit to bias the output transistors, providing excellent low-level signal fidelity and high output voltage swing. The reduced internal parts count made possible with this bias IC improves performance and reliability.
This hybrid integrated circuit is housed in a hermetically sealed TO- 3 package and all circuitry is electrically isolated from the case. This allows direct mounting to a chassis or heat sink without cumbersome insulating hardware and provides optimum heat transfer.


## SPECIFICATIONS

## ELECTRICAL

At $T_{C}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{s}}= \pm 28 \mathrm{VDC}$ unless otherwise noted

| PARAMETER | CONDITIONS | OPA511AM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |
| OFFSET VOLTAGE <br> Initial Offset vs Temperature vs Supply Voltage vs Power | Full temperature range |  | $\begin{gathered} \pm 5 \\ \pm 10 \\ \pm 35 \\ \pm 20 \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 65 \\ \pm 200 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{W} \end{gathered}$ |
| BIAS CURRENT <br> Initial <br> vs Temperature <br> vs Supply Voltage | Full temperature range |  | $\begin{gathered} \pm 15 \\ \pm 005 \\ \pm 002 \end{gathered}$ | $\begin{aligned} & \pm 40 \\ & \pm 04 \end{aligned}$ | $\begin{gathered} n \mathrm{nA} \\ \mathrm{nA} /{ }^{\circ} \mathrm{C} \\ \mathrm{nA} / \mathrm{V} \end{gathered}$ |
| OFFSET CURRENT Initial vs Temperature | Full temperature range |  | $\begin{gathered} \pm 5 \\ \pm 001 \end{gathered}$ | $\pm 10$ | $\begin{gathered} n A \\ n A /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| INPUT IMPEDANCE Common-Mode Differential |  |  | $\begin{gathered} 200 \\ 10 \end{gathered}$ |  | $\begin{aligned} & M \Omega \\ & M \Omega \end{aligned}$ |
| VOLTAGE RANGE ${ }^{(1)}$ <br> Common-Mode Voltage <br> Common-Mode Rejection | Full temperature range $V_{C M}=V_{s}-6 V$ | $\begin{gathered} \pm\left(\left\|V_{s}\right\|-6\right) \\ 70 \end{gathered}$ | $\begin{gathered} \pm\left(\left\|V_{s}\right\|-3\right) \\ 110 \end{gathered}$ |  | $\begin{gathered} V \\ d B \end{gathered}$ |
| GAIN |  |  |  |  |  |
| Open-Loop Gain at 10 Hz <br> Gain-Bandwidth Product at 1 MHz <br> Power Bandwidth <br> Phase Margın | Full temperature range, full load $\mathrm{T}_{\mathrm{c}}=+25^{\circ} \mathrm{C}$, full load $\mathrm{T}_{\mathrm{c}}=+25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{o}}=4 \mathrm{~A}, \mathrm{~V}_{\mathrm{o}}=40 \mathrm{~V}$ p-p Full temperature range | 91 $15$ | $\begin{gathered} 113 \\ 1 \\ 23 \\ 45 \end{gathered}$ |  | dB <br> MHz <br> kHz <br> Degrees |
| OUTPUT | - |  |  |  |  |
| Voltage Swing <br> Current, Peak <br> Settling Time to 0 1\% <br> Slew Rate <br> Capacitive Load Unıty Gaın Gaın>4 | $\mathrm{I}_{0}=5 \mathrm{~A}$ <br> Full temperature range, $l_{0}=2 \mathrm{~A}$ <br> Full temperature range, $\mathrm{l}_{0}=56 \mathrm{~mA}$ <br> 2V step $R_{\mathrm{L}}=25 \Omega$ <br> Full temperature range <br> Full temperature range | $\begin{gathered} \pm\left(\left\|V_{\mathbf{s}}\right\|-8\right) \\ \pm\left(\left\|V_{\mathbf{s}}\right\|-6\right) \\ \pm\left(\left\|V_{\mathbf{s}}\right\|-5\right) \\ \pm 5 \\ \quad \pm 10 \end{gathered}$ | $\begin{aligned} & \pm\left(\left\|V_{\mathbf{s}}\right\|-5\right) \\ & \pm\left(\left\|V_{s}\right\|-5\right) \end{aligned}$ $\begin{gathered} 2 \\ 18 \end{gathered}$ | $\begin{gathered} 33 \\ \text { SOA }^{(2)} \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~A} \\ \mu \mathrm{~s} \\ \mathrm{~V} / \mu \mathrm{s} \\ \mathrm{nF} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |
| Voltage Current, Quiescent | Full temperature range | $\pm 10$ | $\begin{gathered} \pm 28 \\ 20 \end{gathered}$ | $\begin{gathered} \pm 30 \\ 30 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| THERMAL |  |  |  |  |  |
| RESISTANCE <br> AC Junction to Case ${ }^{(3)}$ DC Junction to Case Junction to Air | $\begin{aligned} & \mathbf{f}>60 \mathrm{~Hz} \\ & \mathbf{f}>60 \mathrm{~Hz} \end{aligned}$ |  | $\begin{aligned} & 19 \\ & 24 \\ & 30 \end{aligned}$ | $\begin{aligned} & 21 \\ & 26 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| TEMPERATURE RANGE, case |  | -25 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

NOTES (1) $+V_{s}$ and $-V_{s}$ denote the positive and negative supply voltage respectively Total $V_{s}$ is measured from $+V_{s}$ to $-V_{s} \quad$ (2) SOA $=$ Safe Operating
Area (3) Rating applies if the output current alternates between both output transistors at a rate faster than 60 Hz .

## ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
| Output Current source..................................... 5A |  |
|  |  |
| Power Dissıpatıon, internal ${ }^{(1)}$. . . . . . . . . . . . . . . . . . . . . . . . . . 67W |  |
| Input Voltage differentıal.......................... $\pm$ ( $\left.\left\|V_{\mathbf{s}}\right\|-3 \mathrm{~V}\right)$ |  |
| common-mode | $\pm \mathrm{V}_{\text {s }}$ |
| Temperature junction ${ }^{(1)}$ | $+200^{\circ} \mathrm{C}$ |
| pin solder, 10se | $+300^{\circ} \mathrm{C}$ |
|  |  |
|  |  |

NOTE. (1) Long term operation at the maximum junction temperature will result in reduced product life Derate internal power dissipation to achieve high MTTF

ORDERING INFORMATION

| Basic Model Number |
| :--- | :--- | :--- |
| Grade Code |
| Package Code (TO-3) |

CONNECTION DIAGRAM
(TOP VIEW) ○

MECHANICAL


NOTE Leads in true position within 010" ( 25 mm ) R at MMC at seating plane Pin numbers shown for reference only Numbers may not be marked on package

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 1510 | 1550 | 3835 | 3937 |
| B | 745 | 770 | 1892 | 1956 |
| C | 260 | 300 | 660 | 762 |
| D | 038 | 042 | 097 | 107 |
| E | 080 | 105 | 203 | 267 |
| F | $40^{\circ}$ BASIC | $40^{\circ}$ BASIC |  |  |
| G | 500 BASIC |  | 127 BASIC |  |
| H | 1186 BASIC |  | 3012 BASIC |  |
| J | 593 BASIC |  | 1506 BASIC |  |
| K | 400 | 500 | 1016 |  |
| Q | 151 | 161 | 384 |  |
| R | 980 | 1020 | 2489 | 2591 |

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{S}}= \pm 28 \mathrm{VDC}$ unless otherwise noted


## APPLICATIONS INFORMATION

## POWER SUPPLIES

Specifications for the OPA511 are based on a nominal operating voltage of $\pm 28 \mathrm{~V}$. A single power supply or unbalanced supplies may be used so long as the maximum total operating voltage (total of $+V_{s}$ and $-V_{s}$ ) is not greater than 68 V .

## CURRENT LIMITS

Current limit resistors must be provided for proper operation. Independent positive and negative current limit values may be selected by choice of $\mathrm{R}_{\mathrm{CL}+}$ and $\mathrm{R}_{\mathrm{CL}}$ respectively. Resistor values are calculated by:

$$
R_{C L}=0.65 / I_{\text {LIM }}(\mathrm{amps})-0.01
$$

This is the nominal current limit value at room temperature. The maximum output current decreases at high temperature as shown in the typical performance curve. Most wire-wound resistors are satisfactory, but some highly inductive types may cause loop stability problems. Be sure to evaluate performance with the actual resistors to be used in production.

## HEAT SINKING

Power amplifiers are rated by case temperature (not ambient temperature). The maximum allowable power dissipation is a function of the case temperature as shown in the power derating curve. Load characteristics, signal conditions, and power supply voltage determine the power dissipated by the amplifier. The case temperature will be determined by the heat sinking conditions. Sufficient heat sinking must be provided to keep the case temperature within safe bounds given the power dissipated and ambient temperature. See Applications Note AN-83 for further details.

## SAFE OPERATING AREA (SOA)

The safe area plot provides a comprehensive summary of the power handling limitations of a power amplifier, including maximum current, voltage and power as well as the secondary breakdown region (see Figure 1). It shows the allowable output current as a function of the power supply to output voltage differential (voltage across the conducting power device). See Applications Note AN-123 for details on SOA.


FIGURE 1. Safe Operating Area.

MILITARY
VERSION
AVAILABLE

# Very-High Current-High Power OPERATIONAL AMPLIFIER 

## FEATURES

- WIDE SUPPLY RANGE: $\pm 10 \mathrm{~V}$ to $\pm 50 \mathrm{~V}$
- HIGH OUTPUT CURRENT: 15A peak
- CLASS A/B OUTPUT STAGE: Low distortion
- VOLTAGE-CURRENT LIMIT PROTECTION CIRCUIT
- SMALL TO-3 PACKAGE


## DESCRIPTION

The OPA512 is a high voltage, very-high current operational amplifier designed to drive a wide variety of resistive and reactive loads. Its complementary class A/B output stage provides superior performance in applications requiring freedom from cross-over distortion. User-set current limit circuitry provides protection to the amplifier and load in fault conditions. A resistor-programmable voltage-current limiter circuit may be used to further protect the amplifier from damaging conditions.

## APPLICATIONS

- SERVO Amplifier
- MOTOR DRIVER
- SYNCRO EXCITATION
- AUDIO AMPLIFIER
- TEST PIN DRIVER

The OPA512 employs a laser-trimmed monolithic integrated circuit to bias the output transistors, pro,viding excellent low-level signal fidelity and high output voltage swing. The reduced internal parts count made possible with this monolithic IC improves performance and reliability.
This hybrid integrated circuit is housed in a hermet-ically-sealed TO-3 package and all circuitry is elec-trically-isolated from the case. This allows direct mounting to a chassis or heat sink without cumbersome insulating hardware and provides optimum heat transfer.


International Airport Industrial Park - P.0. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

## SPECIFICATIONS

## ELECTRICAL

At $T_{C}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{s}}= \pm 40 \mathrm{VDC}$ unless otherwise noted.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{OPA512BM} \& \multicolumn{3}{|c|}{OPA512SM} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline \multicolumn{9}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
OFFSET VOLTAGE \\
Initial Offset vs Temperature vs Súpply Voltage vs Power
\end{tabular} \& Specified temp range \& , \& \[
\begin{gathered}
\pm 2 \\
\pm 10 \\
\pm 30 \\
\pm 20
\end{gathered}
\] \& \[
\begin{gathered}
\pm 6 \\
\pm 65 \\
\pm 200
\end{gathered}
\] \& \& \(\pm{ }^{ \pm}\) \& \[
\begin{gathered}
\pm 3 \\
\pm 40
\end{gathered}
\] \& \[
\begin{gathered}
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mu \mathrm{~V} / \mathrm{V} \\
\mu \mathrm{~V} / \mathrm{W}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
BIAS CURRENT \\
Initial \\
vs Temperature vs Supply Voltage
\end{tabular} \& Specified temp range \& \& \[
\begin{gathered}
12 \\
\pm 50 \\
\pm 10
\end{gathered}
\] \& \[
\begin{gathered}
30 \\
400
\end{gathered}
\] \& \& 10 \& 20 \& nA pA \(/{ }^{\circ} \mathrm{C}\) pA/V \\
\hline OFFSET CURRENT Initial vs Temperature \& Specified temp range \& \& \[
\begin{aligned}
\& \pm 12 \\
\& \pm 50
\end{aligned}
\] \& \(\pm 30\) \& \& \(\pm 5\) \& \(\pm 10\) \& \[
\begin{gathered}
n A \\
p A /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline INPUT IMPEDANCE,
DC \& \& \& 200 \& \& \& * \& \& \(\mathrm{M} \Omega\) \\
\hline INPUT CAPACITANCE \& \& \& 3 \& \& \& * \& \& pF \\
\hline \begin{tabular}{l}
VOLTAGE RANGE \\
Common-Mode Voltage Common-Mode Rejection
\end{tabular} \& \begin{tabular}{l}
Specified temp range \\
Specified temp range
\end{tabular} \& \[
\begin{gathered}
\pm\left(\left|V_{s}\right|-5\right) \\
74
\end{gathered}
\] \& \[
\begin{gathered}
\pm\left(\left|V_{s}\right|-3\right) \\
100
\end{gathered}
\] \& \&  \&  \& \& \begin{tabular}{l}
V \\
dB
\end{tabular} \\
\hline \multicolumn{9}{|l|}{GAIN} \\
\hline \begin{tabular}{l}
Open-Loop Gain at 10 Hz \\
Gain-Bandwidth Product, 1 MHz Power Bandwidth Phase Margin
\end{tabular} \& \begin{tabular}{l}
\(1 k \Omega\) load \\
Specified temp. range, \(8 \Omega\) load \\
\(8 \Omega\) load \\
\(8 \Omega\) load \\
Specified temp range, \(8 \Omega\) load
\end{tabular} \& \begin{tabular}{l}
96 \\
13
\end{tabular} \& \[
\begin{gathered}
110 \\
108 \\
4 \\
20 \\
20
\end{gathered}
\] \& \& * \&  \& \& \begin{tabular}{l}
dB \\
\(d B\) \\
MHz \\
kHz \\
Degrees
\end{tabular} \\
\hline \multicolumn{9}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
Voltage Swing \({ }^{(1)}\) \\
Current, Peak \\
Settling Time to \(01 \%\) \\
Slew Rate \\
Capacitive Load
\end{tabular} \& \begin{tabular}{l}
BM at 10A, SM at 15A \\
Specified temp range,
\[
\begin{aligned}
\& \mathrm{I}_{0}=80 \mathrm{~mA} \\
\& \mathrm{I}_{0}=5 \mathrm{~A}
\end{aligned}
\] \\
2V step \\
Specified temp range,
\[
G=1
\] \\
Specified temp range,
\[
G>10
\]
\end{tabular} \& \[
\begin{gathered}
\pm\left(\left|V_{s}\right|-6\right) \\
\pm\left(\left|V_{s}\right|-5\right) \\
\pm\left(\left|V_{s}\right|-5\right) \\
10 \\
25
\end{gathered}
\] \& \[
\begin{aligned}
\& 2 \\
\& 4
\end{aligned}
\] \& \[
\begin{gathered}
15 \\
S O A^{(2)}
\end{gathered}
\] \& \[
\pm\left(\left|V_{s}\right|-7\right)
\]
\[
15
\] \& * \& * \& \(V\)

$V$
$V$
$A$
$\mu s$
$V / \mu s$

$n \mathrm{nF}$ <br>
\hline \multicolumn{9}{|l|}{POWER SUPPLY} <br>

\hline Voltage Current, Quiescent \& Specified temp range \& $\pm 10$ \& \[
$$
\begin{gathered}
\pm 40 \\
25
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\pm 45 \\
50
\end{gathered}
$$

\] \& * \& * \& \[

$$
\begin{gathered}
\pm 50 \\
35
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA}
\end{gathered}
$$
\] <br>

\hline \multicolumn{9}{|l|}{THERMAL} <br>

\hline | RESISTANCE |
| :--- |
| AC Junction to Case ${ }^{(3)}$ |
| DC Junctıon to Case Junction to Air | \& \[

$$
\begin{aligned}
\mathrm{T}_{\mathrm{c}} & =-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}, \\
\mathrm{f} & >60 \mathrm{~Hz} \\
\mathrm{~T}_{\mathrm{c}} & =-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
\mathrm{~T}_{\mathrm{c}} & =-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{aligned}
$$

\] \& \& \[

$$
\begin{gathered}
08 \\
125 \\
30
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& 09 \\
& 14
\end{aligned}
$$

\] \& \& * \& * \& \[

$$
\begin{aligned}
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W} \\
& { }^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
$$
\] <br>

\hline | TEMPERATURE |
| :--- |
| RANGE, specified | \& Tc \& -25 \& \& +85 \& -55 \& \& +125 \& ${ }^{\circ} \mathrm{C}$ <br>

\hline
\end{tabular}

*Specification same as OPA512BM.
NOTES: (1) $+V_{s}$ and $-V_{s}$ denote the positive and negative supply voltage respectively Total $V_{s}$ is measured from $+V_{s}$ to $-V_{s} \quad$ (2) $S O A=S a f e ~ O p e r a t ı n g$ Area (3) Rating applies if the output current alternates between both output transistors at a rate faster than 60 Hz

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage, $+\mathrm{V}_{\text {s }}$ to - $\mathrm{V}_{\text {s }}$. ............................. 100 V |  |
| :---: | :---: |
| Output Current sour |  |
| sınk | see SOA |
| Power Dissipation, internal ${ }^{(1)}$. ............................. . . . 125 W | 125W |
| Input Voltage differential |  |
| common-mod | $\pm V_{s}$ |
| Temperature. pin solder, 10 s |  |
| junction ${ }^{(1)}$. | $+200^{\circ} \mathrm{C}$ |
| Temperature Range stora |  |
| operatın | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

NOTE (1) Long term operation at the maximum junction temperature will result in reduced product life Derate internal power dissipation to achieve high MTTF (2) OPA512BM, $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$

ORDERING INFORMATION

|  | OPA512 |  |
| :--- | :--- | :---: |
| Xasic Model Number |  |  |
| Performance Grade Code |  |  |
| $\mathrm{B}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
| $\mathrm{S}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| Package Code (TO-3) |  |  |
| $\mathrm{M}=\mathrm{TO}-3$ |  |  |

CONNECTION DIAGRAM


## MECHANICAL



NOTE Leads in true position within $010^{\prime \prime}(25 \mathrm{~mm})$ R at MMC at seating plane Pin numbers shown for reference only Numbers may not be marked on package

|  | INCHES |  | MILLIMETERS |  |
| :---: | ---: | ---: | ---: | ---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 1510 | 1550 | 3835 | 3937 |
| B | .745 | 770 | 1892 | 1956 |
| C | 240 | 290 | 610 | 7.37 |
| D | .038 | 042 | .97 | 1.07 |
| E | .080 | .105 | 2.03 | 2.67 |
| F | $40^{\circ}$ BASIC | $40^{\circ}$ BASIC |  |  |
| G | .500 BASIC | 127 BASIC |  |  |
| H | 1.186 BASIC |  | 3012 BASIC |  |
| J | 593 BASIC |  | 1506 BASIC |  |
| K | .400 | .500 | 1016 | 1270 |
| O | .151 | 161 | 384 | 409 |
| R | 980 | 1.020 | 2489 | 2591 |

## TYPICAL PERFORMANCE CURVES

$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 40 \mathrm{VDC}$ unless otherwise noted.




HARMONIC DISTORTION


INPUT BIAS CURRENT
VS TEMPERATURE


PHASE RESPONSE


PULSE RESPONSE


QUIESCENT CURRENT


CURRENT LIMIT



## APPLICATIONS INFORMATION

## POWER SUPPLIES

Specifications for the OPA512 are based on a nominal operating voltage of $\pm 40 \mathrm{~V}$. A single power supply or unbalanced supplies may be used as long as the maximum total operating voltage (total of $+V_{s}$ and $-V_{s}$ ) is not greater than 90 V ( 100 V for " S " grade version).

## CURRENT LIMITS

Current limit resistors must be provided for proper operation. Independent positive and negative current limit values may be selected by choice of $\mathbf{R}_{\mathrm{CL}+}$ and $\mathbf{R}_{\mathrm{CL}-}$ respectively. Resistor values are calculated by:

$$
\mathrm{R}_{\mathrm{CL}}=0.65 / \mathrm{I}_{\mathrm{LIM}}(\mathrm{amps})-0.007
$$

This is the nominal current limit value at room temperature. The maximum output current decreases at high temperature as shown in the typical performance curve. Most wire-wound resistors are satisfactory, but some highly inductive types may cause loop stability problems. Be sure to evaluate performance with the actual resistors to be used in production.

## HEAT SINKING

Power amplifiers are rated by case temperature (not ambient temperature). The maximum allowable power dissipation is a function of the case temperature as shown in the power derating curve. Load characteristics, signal conditions, and power supply voltage determine the power dissipated by the amplifier. The case temperature will be determined by the heat sinking conditions. Sufficient heat sinking must be provided to keep the case temperature within safe bounds given the power dissipated and ambient temperature. See Applications Note AN-83 for further details.

## SAFE OPERATING AREA (SOA)

The safe area plot provides a comprehensive summary of the power handling limitations of a power amplifier, including maximum current, voltage and power as well as the secondary breakdown region (see Figure 1). It shows the allowable output current as a function of the power supply to output voltage differential (voltage across the conducting power device). See Applications Note AN-123 for details on SOA.

## VOLTAGE-CURRENT LIMITER CIRCUITRY

The voltage-current (V-I) limiter circuit provides a means to protect the amplifier from SOA damage such as a


FIGURE 1. Safe Operating Area.
short circuit to ground, yet allows high output currents to flow under normal load conditions. Sensing both the output current and the output voltage, this limiter circuit increases the current limit value as the output voltage approaches the power supply voltage (where power dissipation is low). This type of limiting is achieved by connecting pin 7 through a programming resistor to ground. The V-I limiter circuit is governed by the equation:

$$
\mathrm{I}_{\mathrm{LIMIT}}=\frac{0.65+\frac{0.28 \mathrm{~V}_{\mathrm{o}}}{20+\mathrm{R}_{\mathrm{VI}}}}{\mathrm{R}_{\mathrm{CL}}+0.007}
$$

where:
$\mathrm{I}_{\text {Limit }}$ is the maximum current available at a given output voltage.
$R_{\mathrm{vI}}$ is the value ( $k \Omega$ ) of the resistor from pin 7 to ground.
$\mathrm{R}_{\mathrm{CL}}$ is the current limit resistor in ohms.
$\mathrm{V}_{\mathrm{O}}$ is the instantaneous output voltage in volts.

Reactive or EMF generating loads may produce unusual (perhaps undesirable) waveforms with the V-I limit circuit driven into limit. Since current peaks in a reactive load do not align with the output voltage peaks, the output waveform will not appear as a simple voltagelimited waveform. Response of the load to the limiter, in fact, may produce a "backfire" reaction producing unusual output waveforms.


# High Power Monolithic OPERATIONAL AMPLIFIER 

## FEATURES

- POWER SUPPLIES TO $\pm 40 \mathrm{~V}$
- OUTPUT CURRENT TO IOA PEAK
- PRogrammable Current limit
- INDUSTRY-STANDARD PINOUT
- FET INPUT


## DESCRIPTION

The OPA541 is a power operational amplifier capable of operation from power supplies up to $\pm 40 \mathrm{~V}$ and continuous output currents up to 5A. Internal current limit circuitry can be user-programmed with a single external resistor, protecting the amplifier and load from fault conditions. The OPA541 is fabricated using a proprietary bipolar/FET process.
Pinout is compatible with popular hybrid power amplifiers such as the OPA511, OPA512 and the 3573. The OPA541 uses a single current-limit resistor

## APPLICATIONS

- MOTOR DRIVER
- SERVO AMPLIFIER
- SYNCHRO EXCITATION
- AUDIO AMPLIFIER
- PROGRAMMABLE POWER SUPPLY
to set both the positive and negative current limits. Applications currently using hybrid power amplifiers requiring two current-limit resistors need not be modified.
The OPA541 is available in an industry-standard 8pin TO-3 hermetic package. The case is isolated from all circuitry, thus allowing it to be mounted directly to a heat sink without special insulators which degrade thermal performance.



## SPECIFICATIONS

## ELECTRICAL

At $\mathrm{T}_{\mathrm{c}}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{VDC}$ unless otherwise noted

| PARAMETER | CONDITIONS | OPA541AM |  |  | OPA541BM/SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT OFFSET VOLTAGE |  |  |  |  |  |  |  |  |
| Vos <br> vs Temperature vs Supply Voltage vs Power | Specified temperature range $V_{S}= \pm 10 \mathrm{~V} \text { to } \pm \mathrm{V}_{\text {MAX }}$ |  | $\pm 2$ $\pm 20$ $\pm 25$ $\pm 20$ | $\pm 10$ $\pm 40$ $\pm 10$ $\pm 60$ |  | $\pm 01$ $\pm 15$ $*$ $*$ | $\pm 1$ $\pm 30$ $*$ $*$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mu \mathrm{~V} / \mathrm{W} \end{gathered}$ |
| INPUT BIAS CURRENT |  |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{B}}$ |  |  | 4 | 50 |  | * | * | pA |
| INPUT OFFSET CURRENT |  |  |  |  |  |  |  |  |
| los | Specified temperature range |  | $\pm 1$ | $\pm 30$ 5 |  | * | * | $\mathrm{pA}$ $\mathrm{nA}$ |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Common Mode Voltage Range Common Mode Rejection Input Capacitance Input Impedance, DC | Specified temperature range $V_{C M}=\left(\left\| \pm V_{s}\right\|-6 V\right)$ | $\pm\left(\left\|V_{s}\right\|-6\right)$ 95 | $\begin{gathered} \pm\left(\left\|\mathrm{V}_{\mathbf{s}}\right\|-3\right) \\ 113 \\ 5 \\ 1 \end{gathered}$ |  | * | * |  | V dB pF $\mathrm{T} \Omega$ |
| GAIN CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Open Loop Gaın at 10 Hz Gain Bandwidth Product | $\mathrm{R}_{\mathrm{L}}=6 \Omega$ | 90 | $\begin{aligned} & 97 \\ & 16 \\ & \hline \end{aligned}$ |  | * | * |  | $\begin{gathered} \mathrm{dB} \\ \mathrm{MHz} \end{gathered}$ |
| OUTPUT |  |  |  |  |  |  |  |  |
| Voltage Swing <br> Current, Peak | $\begin{gathered} \mathrm{I}_{\mathrm{O}}=5 \mathrm{~A}, \text { Continuous } \\ \mathrm{I}_{0}=2 \mathrm{~A} \\ \mathrm{I}_{\mathrm{O}}=05 \mathrm{~A} \end{gathered}$ | $\begin{gathered} \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-55\right) \\ \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-4\right) \\ \pm\left(\left\|\mathrm{V}_{\mathrm{s}}\right\|-4\right) \\ 9 \end{gathered}$ | $\begin{gathered} \pm\left(\left\|V_{\mathrm{s}}\right\|-45\right) \\ \pm\left(\left\|V_{\mathrm{s}}\right\|-36\right) \\ \pm\left(\left\|V_{s}\right\|-32\right) \\ 10 \end{gathered}$ |  | * ${ }_{*}^{*}$ | * ${ }^{*}$ |  | V V V A |
| AC PERFORMANCE |  |  |  |  |  |  |  |  |
| Slew Rate <br> Power Bandwidth <br> Settling Time to $01 \%$ <br> Capacitive Load <br> Phase Margın | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{~V}_{\mathrm{O}}=20 \mathrm{Vrms} \\ 2 \mathrm{~V} \text { Step } \end{gathered}$ <br> Specified temperature range, $\mathrm{G}=1$ <br> Specified temperature range, $G>10$ <br> Specified temperature range, $\mathrm{R}_{\mathrm{L}}=8 \Omega$ | $\begin{aligned} & 6 \\ & 45 \\ & 33 \end{aligned}$ | 10 <br> 55 <br> 2 <br> 40 | SOA | * |  | * | $\mathrm{V} / \mu \mathrm{S}$ <br> kHz <br> $\mu \mathrm{s}$ <br> nF <br> Degrees |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Power Supply Voltage, $\pm \mathrm{V}_{\mathrm{s}}$ Current, Quiescent | Specified temperature range | $\pm 10$ | $\begin{gathered} \pm 30 \\ 20 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 35 \\ 25 \\ \hline \end{gathered}$ | * | $\pm 35$ $*$ | $\underset{*}{ \pm}$ | $\begin{gathered} V \\ m A \\ \hline \end{gathered}$ |
| THERMAL RESISTANCE |  |  |  |  |  |  |  |  |
| ```0\textrm{Jc}, 0sc 0\mp@code{JA},(junction to ambient)``` | AC output $\mathrm{f}>60 \mathrm{~Hz}$ DC output No heat sınk |  | $\begin{gathered} 125 \\ 14 \\ 30 \\ \hline \end{gathered}$ | $\begin{aligned} & 15 \\ & 19 \end{aligned}$ |  | * | * | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| TCASE | AM, BM SM | -25 |  | +85 | $\begin{gathered} * \\ -55 \\ \hline \end{gathered}$ |  | $*$ +125 | ${ }^{\circ} \mathrm{C}$ |

*Specification same as OPA541AM

## MECHANICAL



## ABSOLUTE MAXIMUM RATINGS

CONNECTION DIAGRAM


ORDERING INFORMATION

| Model | Package | Temperature Range |  |
| :---: | :---: | :---: | :---: |
| OPA541AM | TO-3 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| OPA541BM | TO-3 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| OPA541SM | TO-3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| BURN-IN SCREENING OPTION |  |  |  |
| Model | Package | Temperature Range | $\begin{gathered} \text { Burn-In } \\ \text { Temp. }(160 \mathrm{~h})^{(1)} \end{gathered}$ |
| OPA541AM-BI | TO-3 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| OPA541BM-BI | TO-3 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| OPA541SM-BI | TO-3 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |

NOTE. (1) Or equivalent combination of tıme and temperature
(2) Minımum order is 25 pieces

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 35 \mathrm{VDC}$ unless otherwise noted



CURRENT LIMIT VS RESISTANCE
LIMIT VS TEMPERATURE


## INSTALLATION INSTRUCTIONS

## POWER SUPPLIES

The OPA541 is specified for operation from power supplies up to $\pm 40 \mathrm{~V}$. It can also be operated from unbalanced or single power supply as long as the total power supply voltage does not exceed 80 V . The power supplies should be bypassed with low series impedance capacitors such as ceramic or tantalum. These should be located as near as practical to the amplifier's power supply pins. Good power amplifier circuit layout is, in general, like good high frequency layout. Consider the path of large power supply and output currents. Avoid routing these connections near low-level input circuitry to avoid waveform distortion and oscillations.

## CURRENT LIMIT

Internal current limit circuitry is controlled by a single external resistor, $\mathrm{R}_{\mathrm{CL}}$. Output load current flows through this external resistor. The current limit is activated when the voltage across this resistor is approximately a base-

CURRENT LIMIT VS RESISTANCE LIMIT

emitter turn-on voltage. The value of the current limit resistor is approximately:

$$
\mathrm{R}_{\mathrm{CL}}=\frac{0.809}{\left|\mathrm{I}_{\mathrm{LIM}}\right|}-0.057
$$

The current limit value decreases with increasing temperature due to the temperature coefficient of a baseemitter junction voltage. Similarly, the current limit value increases at low temperatures. Current limit versus resistor value and temperature effects are shown in the Typical Performance Curves.

The adjustable current limit can be set to provide protection from short circuits. The safe short-circuit current depends on power supply voltage. See the discussion on Safe Operating Area to determine the proper current limit value.

Since the full load current flows through $\mathrm{R}_{\mathrm{CI}}$, it must be selected for sufficient power dissipation. For a 5 A current limit, the dissipation of $\mathrm{R}_{\mathrm{CL}}$ will be 3.25 W for 5 A continuous currents. Sinusoidal output will create dissipation according to the rms load current. Thus for the same 5 A current limit, AC peaks would be limited to 5 A , but the rms current would be 3.5 A and a resistor with a lower power rating could be used. Some applications
(such as voice amplification) are assured of signals with much lower duty cycles, allowing a current resistor with a lower power rating. Wire-wound resistors may be used for $\mathrm{R}_{\mathrm{CL}}$. Some wire-wound resistors, however, have excessive inductance and may cause loop-stability problems. Be sure to evaluate circuit performance with resistor type planned for production to assure proper circuit operation.

## HEAT SINKING

Power amplifiers are rated by case temperature, not ambient temperature as with signal op amps. The maximum allowable power dissipation is a function of the case temperature as shown on the power derating curve. All points on the power derating slope produce a maximum internal junction temperature of $+150^{\circ} \mathrm{C}$. Sufficient heat sinking must be provided to keep the case temperature within safe bounds for the maximum ambient temperature and power dissipation. The thermal resistance of the heat sink required may be calculated by:

$$
\theta_{\mathrm{HS}}=\frac{\mathrm{T}_{\mathrm{CASE}}-\mathrm{T}_{\mathrm{AMBIENT}}}{\mathrm{P}_{\mathrm{D}}(\max )}
$$

Commercially available heat sinks often specify their thermal resistance. These ratings are often suspect, however, since they depend greatly on the mounting environment and air flow conditions. Actual thermal performance should be verified by measurement of case temperature under the required load and environmental conditions.

No insulating hardware is required when using the TO-3 package. Since mica and other similar insulators typically add approximately $0.7^{\circ} \mathrm{C} / \mathrm{W}$ thermal resistance, their
elimination significantly improves thermal performance. See Burr-Brown Application Note AN-83 for further details on heat sinking.

## SAFE OPERATING AREA

The safe operating area (SOA) plot provides comprehensive information on the power handling abilities of the OPA541. It shows the allowable output current as a function of the voltage across the conducting output transistor (see Figure 1). This voltage is equal to the power supply voltage minus the output voltage. For example, as the amplifier output swings near the positive power supply voltage, the voltage across the output transistor decreases and the device can safely provide large output currents demanded by the load.

Short circuit protection requires evaluation of SOA. When the amplifier output is shorted to ground, the full power supply voltage is impressed across the conducting output transistor. The current limit must be set to a value which is safe for the power supply voltage used. For instance, with $\mathrm{V}_{\mathrm{S}} \pm 35 \mathrm{~V}$, a short to ground would force 35 V across the conducting power transistor. A current limit of 1.8 A would be safe.

Reactive, or EMF-generating, loads such as DC motors can present difficult SOA requirements. With a purely reactive load, output voltage and load current are $90^{\circ}$ out of phase. Thus, peak output current occurs when the output voltage is zero and the voltage across the conducting transistor is equal to the full power supply voltage. See Burr-Brown Application Note AN-123 for further information on evaluating SOA.


FIGURE 1. Safe Operating Area.

## REPLACING HYBRID POWER AMPLIFIERS

The OPA541 can be used in applications currently using various hybrid power amplifiers, including the OPA501, OPA511, OPA512, and 3573. Of course, the application must be evaluated to assure that the output capability and other performance attributes of the OPA541 meet the necessary requirements. These hybrid power amplifiers use two current limit resistors to independently set the positive and negative current limit value. Since the OPA541 uses only one current limit resistor to set both the positive and negative current limit, only one resistor (see Figure 4) need be installed. If installed, the resistor connected to pin 2 is superfluous - it does no harm.
Because one resistor carries the current previously carried by two, the resistor may require a higher power rating. Minor adjustments may be required in the resistor value
to achieve the same current limit value. Often, however, the change in current limit value when changing models is small compared to its variation over temperature. Many applications can use the same current limit resistor.

## BURN-IN SCREENING

Burn-in screening is an option available for the models indicated in the Ordering Information table. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

FIGURE 2. Clamping Output for EMF-Generating Loads.


FIGURE 4. Replacing OPA501 with OPA541.


FIGURE 3. Isolating Capacitive Loads.


FIGURE 5. Paralleled Operation, Extended SOA.


FIGURE 6. Programmable Voltage Source.


FIGURE 7. 16-Bit Programmable Voltage Source.

# High-Power OPERATIONAL AMPLIFIER 

## FEATURES

- HIGH OUTPUT CURRENT: 2A
- SOA PROTECTION CIRCUITRY
- HIGH POWER SUPPLY VOLTAGE:
$V_{s}= \pm 35 \mathrm{~V}$
- HIGH SLEW RATE: 15V/us
- FET INPUT
- PACKAGING OPTIONS:

Low-Cost Plastic Package
TO-3 Metal Package

## DESCRIPTION

The OPA550 is a low-cost power operational amplifier capable of outputs to $\pm 30 \mathrm{~V}$ at 2 A . It combines the ease-of-use of a simple op amp with high-output capability for demanding loads. Its $15 \mathrm{~V} / \mu$ s slew rate provides the wide power bandwidth often required in high-power applications.
Unique protection circuitry senses output and load characteristics to limit output to safe levels. The OPA550 is safe for highly reactive, as well as resistive, loads.


International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tei: (602) 746-1111 . Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491 • FAX: (602) 889-1510

INFORRAATHON
SPECIFICATIONS
$T_{c}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{~V}$ unless otherwise noted.

|  |  | OPA550AP/AM |  |  | OPA550SM. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | CONDITION | MIN | TYP | MAX | MIN | TYP | MAX | UNTTS |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Over Specified Temperature <br> Average Drift <br> Power Supply Rejection | $V_{\text {s }}= \pm 10$ to $\pm 35 \mathrm{~V}$ |  | $\begin{aligned} & 0.5 \\ & 2.0 \\ & 15 \\ & 90 \end{aligned}$ |  |  | $\begin{gathered} 5 \\ 20 \end{gathered}$ |  | mV <br> mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> dB |
| INPUT BIAS CURRENT Input Bias Current <br> Over Specified Temperature Input Bias Current Over Specified Temperature | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=O \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=O \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=O \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=O \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 50 \\ 5 \\ 20 \\ 2 \end{gathered}$ |  |  | 50 $20$ |  | pA <br> nA <br> PA <br> nA |
| NOISE Input Voltage Noise $\mathrm{f}=\mathbf{1 k H z}$ |  |  | 20 |  |  | * |  | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10 \\ & 10 \\ & \hline \end{aligned}$ |  |  | * |  | $\begin{aligned} & \mathrm{G} \Omega \\ & \mathrm{G} \Omega \end{aligned}$ |
| INPUT VOLTAGE RANGE Common-mode Input Range Common-mode Rejection | $\mathrm{V}_{\mathrm{cm}}= \pm 10 \mathrm{~V}$ |  | $\begin{gathered} V_{s}-4 \mathrm{~V} \\ 90 \end{gathered}$ |  |  | * |  | $\begin{aligned} & \mathbf{v} \\ & d B \end{aligned}$ |
| OPEN-LOOP GAIN <br> Open-loop Voltage Gain Over Specified Temperature | $\begin{aligned} & V_{0}= \pm 30 \mathrm{~V}, R_{L}=20 \Omega \\ & V_{0}= \pm 30 \mathrm{~V}, R_{L}=20 \Omega \end{aligned}$ | , | $\begin{aligned} & 90 \\ & 86 \end{aligned}$ |  |  | * |  | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| FREQUENCY RESPONSE <br> Slew Rate <br> Unity-Gain Bandwidth Product Total Harmonic Distortion | $\begin{gathered} G=+1 \\ G=+10, f=1 \mathrm{kHz} \end{gathered}$ |  | $\begin{gathered} 15 \\ 3 \end{gathered}$ |  |  | * |  | $\begin{aligned} & \mathrm{V} / \mu \mathrm{s} \\ & \mathrm{MHz} \\ & \% \end{aligned}$ |
| OUTPUT <br> Voltage Output <br> Over Specified Temperature <br> Current Output <br> Short Circuit Current <br> Output Resistance, Open-loop <br> Load Capacitance | $\begin{gathered} I_{0}=2 \mathrm{~A} \\ I_{0}=0.5 A \end{gathered}$ <br> 1 MHz | 2 | $\begin{gathered} \pm V_{s}-5 \\ \pm V_{8}-3.5 \\ 2.5 \\ 8 \\ 1 \end{gathered}$ |  | * | * |  | $\begin{aligned} & \mathbf{V} \\ & \mathbf{V} \\ & \mathbf{A} \\ & \mathbf{A} \\ & \Omega \\ & \mu \mathrm{F} \end{aligned}$ |
| POWER SUPPLY <br> Specified Operating Current, quiescent | $I_{0}=0$ | $\pm 10$ | $\begin{aligned} & \pm 35 \\ & \pm 10 \end{aligned}$ | $\pm 40$ | * |  | * | $\begin{aligned} & v \\ & v \\ & m A \end{aligned}$ |
| TEMPERATURE RANGE <br> Specification <br> AP, AM <br> SM <br> Storage <br> AP <br> AM, SM |  | $\begin{aligned} & -25 \\ & -55 \\ & -40 \\ & -60 \end{aligned}$ |  | $\begin{array}{r} +85 \\ +125 \\ +125 \\ +150 \end{array}$ |  |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

# Fast-Settling Wideband OPERATIONAL AMPLIFIER 

## FEATURES

- GAIN BANOWIDTH Product: 5Ghz
- FAST SETTLING: 80ns to $\pm 0.1 \%$ 100 ns to $\pm 0.01 \%$
- $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ AND
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ TEMPERATURE RANGES
- $\pm 10 \mathrm{~V}$ OUTPUT: 200 mA


## APPLICATIONS

\author{

- FAST VCO <br> - HIGH-SPEED D/A CONVERTER OUTPUT AMPLIFIER <br> - VIDEO AMPLIFIER <br> - HIGH-SPEED ADC DRIVER <br> - LOW-DISTORTION AMPLIFIER <br> - TRANSMISSION LINE BUFFER
}


## DESCRIPTION

The OPA600 is a wideband operational amplifier specifically designed for fast settling to $\pm 0.01 \%$ accuracy. It is stable, easy to use, has good phase margin with minimum overshoot, and it has excellent DC performance. It utilizes an FET input stage to give low input bias current. Its DC stability over temperature is outstanding. The slew rate exceeds $400 \mathrm{~V} / \mu \mathrm{s}$. All of this combines to form an outstanding amplifier for large and small signals.
High accuracy with fast settling time is achieved by using a high open-loop gain which provides the accuracy at high frequencies. The thermally balanced design maintains this accuracy without droop or thermal tail. External frequency compensation allows
the user to optimize the settling time for various gains and load conditions.
The OPA600 is useful in a broad range of video, high speed test circuits and ECM applications. It is particularly well suited to operate as a voltage controlled oscillator (VCO) driver. It makes an excellent digital-to-analog converter output amplifier. It is a workhorse in test equipment where fast pulses, large signals, and $50 \Omega$ drive are important. It is a good choice for sample/holds, integrators, fast waveform generators, and multiplexers.
The OPA600 is specified over the industrial temperature range (OPA600BM, CM) and military temperature range (OPA600SM, TM). The OPA600 is housed in a welded, hermetic metal package.


## SPECIFICATIONS

## ELECTRICAL

At $V_{c c}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}^{\prime \prime}$ unless otherwise specified

| PARAMETER | CONDITIONS | OPA600CM, TM ${ }^{(1)}$ |  |  | OPA600BM, SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OUTPUT |  |  |  |  |  |  |  |  |
| Voltage <br> Current <br> Current Pulse <br> Resistance <br> Short-Circuit Current | $\begin{aligned} & R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega^{(2)} \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega^{(2)}=50 \Omega^{(3)} \\ & \mathrm{R}_{\mathrm{L}}=50 \end{aligned}$ <br> Open loop DC <br> To COMMON only, $\mathrm{t}_{\text {max }}=1 \mathrm{~s}^{(4)}$ | $\begin{gathered} \pm 10 \\ \pm 9 \\ \pm 180 \\ \pm 180 \end{gathered}$ | $\begin{gathered} \pm 200 \\ \pm 200 \\ 75 \\ 250 \end{gathered}$ | 300 | * ${ }_{*}^{*}$ | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{~mA} \end{gathered}$ |
| DYNAMIC RESPONSE |  |  |  |  |  |  |  |  |
| $\begin{array}{r} \text { Settling Time }{ }^{(5)} \text { to } \pm 001 \%( \pm 1 \mathrm{mV}) \\ \text { to } \pm 01 \%( \pm 10 \mathrm{mV}) \\ \text { to } \pm 1 \%( \pm 100 \mathrm{mV}) \end{array}$ | $\begin{aligned} & \Delta V_{\text {OUT }}=10 \mathrm{~V} \\ & \Delta V_{\text {OUT }}=10 \mathrm{~V} \\ & \Delta V_{\text {OUT }}=10 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 100 \\ 80 \\ 70 \end{gathered}$ | $\begin{gathered} 125 \\ 105 \\ 95 \end{gathered}$ |  | * ${ }_{*}^{*}$ | * | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Gaın-Bandwidth Product (open-loop) | $\begin{aligned} & \mathrm{C}_{\mathrm{c}}=0 \mathrm{pF}, \mathrm{G}=1 \mathrm{~V} / \mathrm{V} \\ & \mathrm{C}_{\mathrm{c}}=0 \mathrm{pF}, \mathrm{G}=10 \mathrm{~V} / \mathrm{V} \\ & \mathrm{C}_{\mathrm{c}}=0 \mathrm{pF}, \mathrm{G}=100 \mathrm{~V} / \mathrm{V} \\ & \mathrm{C}_{\mathrm{c}}=0 \mathrm{pF}, \mathrm{G}=1000 \mathrm{~V} / \mathrm{V} \\ & \mathrm{C}_{\mathrm{c}}=0 \mathrm{pF}, \mathrm{G}=10,000 \mathrm{~V} / \mathrm{V} \end{aligned}$ |  | $\begin{gathered} 150 \\ 500 \\ 15 \\ 5 \\ 10 \end{gathered}$ |  |  | $*$ $*$ $*$ $*$ $*$ |  | MHz <br> MHz <br> GHz <br> GHz <br> GHz |
| Bandwidth (-3dB small signal) ${ }^{(6)}$ | $\begin{aligned} & \mathrm{G}=+1 \mathrm{~V} / \mathrm{V} \\ & \mathrm{G}=-1 \mathrm{~V} / \mathrm{V} \\ & \mathrm{G}=-10 \mathrm{~V} / \mathrm{V} \\ & \mathrm{G}=-100 \mathrm{~V} / \mathrm{V} \\ & \mathrm{G}=-1000 \mathrm{~V} / \mathrm{V} \end{aligned}$ |  | $\begin{gathered} 125 \\ 90 \\ 95 \\ 20 \\ 6 \end{gathered}$ |  |  | $*$ $*$ $*$ $*$ $*$ |  | MHz <br> MHz <br> MHz <br> MHz <br> MHz |
| Full Power Bandwidth | $\mathrm{V}_{\text {Out }}= \pm 5 \mathrm{~V}, \mathrm{G}=-1 \mathrm{~V} / \mathrm{V}, \mathrm{C}_{\mathrm{C}}=3 \mathrm{3pF}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |  | 16 |  |  | * |  | MHz |
| Slew Rate | $\begin{aligned} & V_{\text {out }}= \pm 5 \mathrm{~V}, \mathrm{G}=-1000 \mathrm{~V} / \mathrm{V}, \mathrm{C}_{\mathrm{c}}=0 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & \mathrm{~V}_{\text {OUT }}= \pm 5 \mathrm{~V}, \mathrm{G}=-1 \mathrm{~V} / \mathrm{V}^{41} \end{aligned}$ | 400 | $\begin{aligned} & 500 \\ & 440 \end{aligned}$ |  | * | * |  | $\begin{aligned} & \mathrm{V} / \mu \mathrm{s} \\ & \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ |
| Phase Margın | $\mathrm{G}=-1 \mathrm{~V} / \mathrm{V}, \mathrm{C}_{\mathrm{c}}=33 \mathrm{pF}$ |  | 40 |  |  | * |  | Degrees |
| GAIN |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $f=D C, R_{L}=2 k \Omega, T_{A}=+25^{\circ} \mathrm{C}$ | 86 | 94 |  | * | * |  | dB |
| INPUT |  |  |  |  |  |  |  |  |
| Offset Voltage ${ }^{(7)}$ | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & T_{A}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | - | $\pm 1$ | $\begin{aligned} & \pm 4 \\ & \pm 5 \\ & \pm 6 \end{aligned}$ |  | $\pm 2$ | $\begin{gathered} \pm 5 \\ \pm 10 \\ \pm 15 \end{gathered}$ | $\begin{aligned} & m V \\ & m V \\ & m V \end{aligned}$ |
| Offset Voltage Drift | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & \pm 20 \\ & \pm 20 \end{aligned}$ |  |  | $\begin{gathered} \pm 80 \\ \pm 100 \end{gathered}$ | $\begin{aligned} & \mu \mathrm{V} /{ }^{\circ} \mathrm{C} \\ & \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Bias Current | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & T_{A}=-25^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & -20 \\ & -20 \end{aligned}$ | $\begin{array}{r} -100 \\ -100 \\ \hline \end{array}$ |  | * | * | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{nA} \end{aligned}$ |
| Offset Current | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 20 \\ & \hline \end{aligned}$ |  |  | * |  | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{nA} \end{aligned}$ |
| Power Supply Rejection Ratıo Common-Mode Voltage Range Common-Mode Rejectıon Ratıo Impedance Voltage Noise | $\begin{aligned} & V_{c c}= \pm 15 \mathrm{~V}, \pm 1 \mathrm{~V} \\ & V_{C M}=-5 \mathrm{~V} \text { to }+5 \mathrm{~V} \end{aligned}$ <br> Differential and Common-Mode 10 kHz Bandwidth | $\begin{gathered} -10 \\ 60 \end{gathered}$ | $\begin{gathered} 200 \\ 80 \\ 10^{11} \\| 2 \\ 20 \end{gathered}$ | $\begin{aligned} & 500 \\ & +7 \end{aligned}$ | * | * | * | $\begin{gathered} \mu \mathrm{V} / \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~dB} \\ \Omega \\| \mathrm{pF} \\ \mathrm{nV} / \sqrt{\mathrm{Hz}} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Rated ( $\mathrm{V}_{\mathrm{cc}}$ ) <br> Operatıng Range <br> Quiescent Current |  | $\pm 9$ | $\begin{aligned} & \pm 15 \\ & \pm 30 \end{aligned}$ | $\begin{aligned} & \pm 16 \\ & \pm 38 \end{aligned}$ | * | * | * | VDC VDC mA |
| TEMPERATURE RANGE (Ambient) ${ }^{(8)}$ |  |  |  |  |  |  |  |  |
| Operatıng BM, CM SM, TM <br> Storage <br> $\theta_{\mathrm{Jc}}$, (Junction to case) <br> $\theta_{\mathrm{CA}}$, (case to ambient |  | -25 -55 -65 | $\begin{aligned} & 30 \\ & 35 \end{aligned}$ | $\begin{array}{r} +85 \\ +125 \\ +150 \end{array}$ | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

*Specification same as OPA600CM, TM
NOTES (1) BM, CM grades $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ SM, TM grades $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (2) Pin 9 connected to $+\mathrm{V}_{\mathrm{cc}}$, pin 7 connected to $-\mathrm{V}_{\mathrm{cc}}$ Observe power dıssıpation ratıngs (3) Pın 9 and pin 7 open Single pulse $t=100 \mathrm{~ns}$ Observe power dissıpatıon ratings. (4) Pin 9 and pin 7 open See section on Current Boost (5) $G=$ $-1 \mathrm{~V} / \mathrm{V}$ Optımum settling tıme and slew rate achieved by indıvidually compensating each device Refer to section on Compensation (6) Frequency compensation as discussed in section on Compensation (7) Adjustable to zero. (8) Heat Sink (optional): IERC LBOCI-72CB with 2 each DCV-1B Clamps

MECHANICAL


NOTES
1 Leads in true position within 0 010"
$(025 \mathrm{~mm}) \mathrm{R}$ at MMC at seatıng plane
2 Pin numbers shown for reference only

## ORDERING INFORMATION

|  | OPA600 |
| :--- | :--- |
| Performance Grade |  |
| $\mathrm{B}, \mathrm{C}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| $\mathrm{S}, \mathrm{T}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Package |  |
| $\mathrm{M}=$ Metal DIP |  |
| HI-Reliability Q-Screening |  |
| (optıonal) |  |

CONNECTION DIAGRAM
$\begin{gathered}\text { Offset Null } \\ \text { (optional) }\end{gathered}$
-Input
(1) Refer to Figure 4 for recommended frequency compensation (2) Connect pin 9 to pin 12 and connect pin 7 to pin 6 for maximum output current See Application Information for further information (3) Bypass each power supply lead as close as possible to the amplifier pins $A 1 \mu F$ CS13 tantalum capacitor is recommended (4) There is no internal connection An external connection may be made (5) It is recommended that the amplifier be mounted with the case in contact with a ground plane for good thermal transfer and optımum AC performance

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

|  |  |
| :---: | :---: |
|  |  |
| $\begin{array}{ll}\text { Input Voltage } & \text { Differential } \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ \\ \\ & \text { Common-Mode.......................... } \mathrm{V}_{c c} \\ \end{array}$ |  |
|  |  |
| Output Short Cırcuit Duration to Common.................... <5sec |  |
| Temperature: Pin (soldering, 20sec) . . . . . . . . . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$ |  |
| Junction ${ }^{\text {(1), }} \mathrm{T}_{3} \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . ~+175^{\circ} \mathrm{C}$ |  |
| Temperature Range | Storage . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  | Operating (case) . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to +125 |

NOTES (1) Stresses above those listed under "Absolute Maxımum Ratıngs" may cause permanent damage to the device Exposure to absolute maximum conditions for extended periods may affect device reliability (2) Long term operation at the maximum junction temperature will result in reduced product life Derate internal power dissipation to achieve high MTTF

## TYPICAL PERFORMANCE CURVES

Typical at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{V} C C=15 \mathrm{VDC}$, unless otherwise specified



## INSTALLATION AND OPERATION

## WIRING PRECAUTIONS

The OPA600 is a wideband, high frequency operational amplifier with a gain-bandwidth product exceeding 5 GHz . This capability can be realized by observing a few wiring precautions and using high frequency layout techniques. In general, all printed circuit board conductors should be wide to provide low resistance, low impedance signal paths and should be as short as possible. The entire physical circuit should be as small as is practical. Stray capacitances should be minimized, especially at high impedance nodes, such as the input terminals of the amplifier and compensation pins. Stray signal coupling from the output to the input should be minimized. All circuit element leads should be as short as possible and low values of resistance should be used. This will give the best circuit performance as it will minimize the time constants formed with the circuit capacitances and will eliminate stray, unwanted tuned circuits.
Grounding is the most important application consideration for the OPA600, as it is with all high frequency circuits. Ultra-high frequency transistors are used in the design of the OPA600 and oscillations at frequencies of 500 MHz and above can be stimulated if good grounding
techniques are not used. A ground plane is highly recommended. It should connect all areas of the pattern side of the printed circuit that are not otherwise used. The ground plane provides a low resistance, low inductance common return path for all signal and power returns. The ground plane also reduces stray signal pickup.

Point-to-point wiring is not recommended. However, if point-to-point wiring is used, a single-point ground should be used. The input signal return, the load signal return and the power supply common should all be connected at the same physical point. This eliminates common current paths or ground loops which can cause unwanted feedback.
Each power supply lead should be bypassed to ground as near as possible to the amplifier pins. A $1 \mu \mathrm{~F}$ CSI 3 tantalum capacitor is recommended. A parallel $0.01 \mu \mathrm{~F}$ ceramic may be added if desired. This is especially important when driving high current loads. Properly bypassed and modulation-free power supply lines allow full amplifier output and optimum settling time performance.
OPA600 circuit common is connected to pins 1 and 13 ; these pins should be connected to the ground plane. The input signal return, load return, and power supply commmon should also be connected to the ground plane.

The case of the OPA600 is internally connected to circuit common, and as indicated above, pins 1 and 13 should be connected to the ground plane. Ideally, the case should be mechanically connected to the ground plane for good thermal transfer, but because this is difficult in practice, the OPA600 should be fully inserted into the printed circuit board with the case very close to the ground plane to make the best possible thermal connection. If the case and ground plane are physically connected or are in close thermal proximity, the ground plane will provide heat sinking which will reduce the case temperature rise. The minimum OPA600 pin length will minimize lead inductance, thereby maximizing performance.

## COMPENSATION

The OPA600 uses external frequency compensation so that the user may optimize the bandwidth or settling time for his particular application. Several performance curves aid in the selection of the correct compensations capacitance value. The Bode plot shows amplitude and phase versus frequency for several values of compensation. A related curve shows the recommended compensation capacitance versus closed-loop gain.
Figure 1 shows a recommended circuit schematic. Component values and compensation for amplifiers with several different closed-loop gains are shown. This circuit will yield the specified settling time. Because each device is unique and slightly different, as is each user's circuit, optimum settling time will be achieved by individually compensating each device in its own circuit, if desired. A $10 \%$ to $20 \%$ improvement in settling time has been experienced from the values indicated in the Electrical Specifications table.


FIGURE 1. Recommended Amplifier Circuits and Frequency Compensation.

The primary compensation capacitors are $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ (see Figure 1). They are connected between pins 4 and 5 and between pins 11 and 14. Both $C_{1}$ and $C_{2}$ should be the same value. As Figure 1 and the performance curves show, larger closed-loop configurations require less capacitance and improved gain-bandwidth product can be realized. Note that no compensation capacitor is required for closed-loop gains equal to or above $100 \mathrm{~V} / \mathrm{V}$. If upon initial application the user's circuit is unstable, and remains so after checking for proper bypassing, grounding, etc., it may be necessary to increase the compensation slightly to eliminate oscillations. Do not over compensate. It should not be necesary to increase $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ beyond 10 pF to 15 pF . It may also be necessary to individually optimize $C_{1}$ and $C_{2}$ for improved performance.
The flat high frequency response of the OPA600 is preserved and high frequency peaking is minimized by connecting a small capacitor in parallel with the feedback resistor (see Figure 1). This capacitor compensates for the closed-loop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier, typically 2 pF , and the input and feedback resistors. The selected compensation capacitor may be a trimmer, a fixed capacitor or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. It will typically be 2 pF for a clean layout using low resistances ( $1 \mathrm{k} \Omega$ ) and up to 10 pF for circuits using larger resitances. Using small resistor values will preserve the phase margin and avoid peaking by keeping the break frequency of this zero sufficiently high. When high closed-loop gains are required, a three-resistor attenuator is recommended to avoid using a large value resistor with its long time constant.

## CAPACITIVE LOADS

The OPA600 will drive large capacitive loads (up to 100 pF ) when properly compensated and settling times of under 150 ns are achievable. The effect of a capacitive load is to decrease the phase margin of the amplifier, which may cause high frequency peaking or oscillations. A solution is to increase the compensation capacitance, somewhat slowing the amplifier's ability to respond. The recommended compensation capacitance value as a function of load capacitance is shown in Figure 2. (Use two capcitors, each with the value indicated.) Alternately, without increasing the OPA600's compensation capacitance, the capacitive load may be buffered by connecting a small resistance, usually $5 \Omega$ to $50 \Omega$, in series with the Output, pin 8.
For very-large capacitive loads, greater than 100 pF , it will be necessary to use doublet compensation. Refer to Figure 3 and discussion on slew rate. This places the dominant pole at the input stage. Settling time will be approximately $50 \%$ slower; slew rate should increase. Load capacitance should be minimized for optimum high frequency performance.
Because of its large output capability, the OPA600 is particularly well suited for driving loads via coaxial


FIGURE 2. Capacitive Load Compensation and Response.
cables. Note that the capacitance of coaxial cable ( 29 pF / foot of length for RG-58) will not load the amplifier when the coaxial cable or transmission line is terminated in its characteristic impedance.

## SETTLING TIME

Settling time is defined as the total time required, from the input signal step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the magnitude of the output transition, a 10 V step.
Settling time is a complete dynamic measure of the OPA600's total performance. It includes the slew rate time, a large signal dynamic parameter, and the time to accurately reach the final value, a small signal parameter that is a function of bandwidth and open-loop gain. Performance curves show the OPA600 settling time to $\pm 1 \%$, $\pm 0.1 \%$, and $\pm 0.01 \%$. The best settling time is achieved in low closed-loop gain circuits.
Settling time is dependent upon compensation. Undercompensation will result in small phase margin, overshoot or instability. Over-compensation will result in poor settling time.
Figure 1 shows the recommended compensation to yield the specified settling time. Improved or optimum settling time may be achieved by individually compensating each device in the user's circuit since individual devices vary slightly from one to another, as do user's circuits.

## SLEW RATE

Slew rate is primarly an output, large signal parameter. It has virtually no dependence upon the closed-loop gain or small signal bandwidth. Slew rate is dependent upon compensation and decreasing the compensation capacitor value will increase the available slew rate as shown in the performance curve.
The OPA600 slew rate may be increased by using an alternate compensation as shown in Figure 3. The slew rate will increase between 700 and $800 \mathrm{~V} / \mu \mathrm{s}$ typical, with $0.01 \%$ settling time increasing to between 175 and 190 ns typical, and $0.1 \%$ settling time increasing to between 110 and 120 ns typical.


FIGURE 3. Amplifier Circuit for Increased Slew Rate.
For alternate doublet compensation refer to Figure 3. For a closed-loop gain equal to -1 , delete $\mathrm{C}_{1}{ }^{\prime}$ and $\mathrm{C}_{2}$ and add a series $R C$ circuit ( $R=22 \Omega, C=0.01 \mu F$ ) between pins 14 and 4. Make no connections to pins 11 and 5. Absolutely minimze the capacitance to these pins. If a connector is used for the OPA600, it is recommended that sockets for pins 11 and 5 be removed. For a PC board mount, it is recommended that the PC board holes be overdrilled for pins 11 and 5 and adjacent ground plane copper be removed. Effectively this compensation places the dominant pole at the input stage, allowing the output stage to have no compensation and to slew as fast as possible. Bandwidth and settling time are impaired only slightly. For closed-loop gains other than -1 , different values of R and C may be required.

## OFFSET ADJUSTMENT

The offset voltage of the OPA600 may be adjusted to zero by connecting a $5 \mathrm{k} \Omega$ resistor in series with a $10 \mathrm{k} \Omega$ linear potentiometer in series with another $5 \mathrm{k} \Omega$ resistor between pins 2 and 15, as shown in Figure 4. It is important that one end of each of the two resistors be located very close to pins 2 and 15 to isolate and avoid loading these sensitive terminals. The potentiometer should be a small noninductive type with the wiper connected to the positive supply. The leads connecting these components should be short, no longer than 0.5 -inch, to avoid stray capacitance and stray signal pick-up. If the potentiometer must be located away from the immediate vicin-


FIGURE 4. Offset Null Circuit.
ity of the OPA600, extreme care must be observed with the sensitive leads. Locate the two $5 \mathrm{k} \Omega$ resistors very close to pins 2 and 15.
Never connect $+V_{\text {cc }}$ directly to pin 2 or 15 . Do not attempt to eliminate the $5 \mathrm{k} \Omega$ resistors because at extreme rotation, the potentiometer will directly connect $+\mathrm{V}_{\mathrm{CC}}$ to pin 2 or 15 and permanent damage will result.
Offset voltage adjustment is optional. The potentiometer and two resistors are omitted when the offset voltage is considered sufficiently low for the particular application. For each microvolt of offset voltage adjusted, the offset voltage temperature sensitivity will change by $\pm 0.004 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$.

## CURRENT BOOST

External ability to bypass the internal current limiting resistors has been provided in the OPA600. This is referred to as current boost. Current boost enables the OPA600 to deliver large currents into heavy loads ( $\pm 200 \mathrm{~mA}$ at $\pm 10 \mathrm{~V}$ ). To bypass the resistors and activate the current boost, connect pin 7 to $-V_{C C}$ at pin 6 with a short lead to minimize lead inductance and connect pin 9 to $+V_{\mathrm{CC}}$ at pin 12 with a short lead.

CAUTION-Activating current boost by bypassing the internal current limiting resistors can permanently damage the OPA600 under fault conditions. See section on short circuit protection.
Not activating current boost is especially useful for initial breadboarding. The $50 \Omega( \pm 5 \%)$ current limiting resistor in the collector circuit of each of the output transistors causes the output transistors to saturate; this limits the power dissipation in the output stage in case of a fault. Operating with the current boost not activated may also be desirable with small-signal outputs (i.e., $\pm 1 \mathrm{~V})$ or when the load current is small.
Each resistor is internally capacitively-bypassed $(0.01 \mu \mathrm{~F}$, $\pm 20 \%$ ) to allow the amplifier to deliver large pulses of current, such as to charge diode junctions or circuit capacitance and still respond quickly. The length of time that
the OPA600 can deliver these current pulses is limited by the RC time constant.
The internal voltage drops, output voltage available, power dissipation, and maximum output current can be determined for the user's application by knowing the load resistance and computing:

$$
V_{\text {OUT }}=14\left[R_{\text {LOAD }} \div\left(50+R_{\text {LOAD }}\right)\right]
$$

This applies for $R_{\text {LOAD }}$ less than $100 \Omega$ and the current boost not activated. When $R_{\text {LOAD }}$ is large, the peak output voltage is typically $\pm 11 \mathrm{~V}$, which is determined by other factors within the OPA600.

## SHORT-CIRCUIT PROTECTION

The OPA600 is short-circuit-protected for momentary short to common ( $\langle 5 \mathrm{~s}$ ), typical of those enountered when probing a circuit during experimental breadboarding or troubleshooting. This is true only if pins 7 and 9 are open (current boost not activated). An internal $50 \Omega$ resistor is in series with the collector of each of the output transistors, which under fault conditions will cause the output transistors to saturate and limit the power dissipation in the output stage. Extended application of an output short can damage the amplifier due to excessive power dissipation.
The OPA 600 is not short-circuit-protected when the current boost is activated. The large output current capability of the OPA600 will cause excessive power dissipation and permanent damage will result even for momentary shorts to ground.
Output shorts to either supply will destroy the OPA600 whether the current boost is activated or not.

## HEAT SINKING AND POWER DISSIPATION

The OPA600 is intended as a printed circuit board mounted device, and as such does not require a heat sink. It is specified for ambient temperature operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. However, the power dissipation must be kept within safe limits. At extreme temperature and under full load conditions, some form of heat sinking will be necessary. The use of a heat sink, or other heat dissipating means such as proximity to the ground plane, will result in cooler operating temperatures, better temperature performance, and improved reliability.
It may be necessary to physically connect the OPA600 to the printed circuit board ground plane, attach fins, tabs, etc., to dissipate the generated heat. Because of the wide variety of possibilities, this task is left to the user. For all applications it is recommended that the OPA 600 be fully inserted into the printed circuit board and that the pin length be short. Heat will be dissipated through the ground plane and the AC performance will be its best.
With a maximum case temperature of $+125^{\circ} \mathrm{C}$ and not exceeding the maximum junction of $+175^{\circ} \mathrm{C}$, a maximum power dissipation of 600 mW is allowed in either output transistor.

## TESTING

For static and low frequency dynamic measurements, the OPA600 may be tested in conventional operational amplifier test circuits, provided proper ground techniques are observed, excessive lead lengths are avoided, and care is maintained to avoid parasitic oscillations. The circuit in Figure 3 is recommended for low frequency functional testing, incoming inspection, etc. This circuit is less susceptible to stray capacitance, excessive lead length, parasitic tuned circuits, changing capacitive loads, etc. It does not yield optimum settling time. We recommend placing a resistor (approximately $300 \Omega$ ) in series with each piece of test equipment, such as a DVM, to isolate loading effects on the OPA600.

To realize the full performance capabilities of the OPA600, high frequency techniques must be employed and the test fixture must not limit the amplifier. Settling time is the most critical dynamic test and Figure 5 shows a recommended OPA600 settling time test circuit schematic. Good grounding, truly square drive signals, minimum stray coupling, and small physical size are important.
The input pulse generator must have a flat topped, fast settling pulse to measure the true settling time of the amplifier. A circuit that generates a $\pm 5 \mathrm{~V}$ flat topped pulse is shown in Figure 6.


FIGURE 5. Settling Time and Slew Rate Test Circuit.


FIGURE 6. Flat Top Pulse Generator.

OPA602

## High-Speed Precision Difef ${ }^{\circ}$ OPERATIONAL AMPLIFIER

## FEATURES

- WIDE BANDWIDTH: 6.5 MHz
- HIGH SLEW RATE: 35V/ $\mu \mathrm{S}$
- LOW OFFSET: $\pm 250 \mu \mathrm{~V}$ max
- LOW BIAS CURRENT: $\pm 1$ pA max
- FAST SETTLING: $1 \mu \mathrm{~s}$ to $0.01 \%$
- UNITY-GAIN STABLE


## DESCRIPTION

The OPA602 is a precision, wide bandwidth FET operational amplifier. Monolithic Difef (dielectrically isolated FET) construction provides an unusual combination of high speed and accuracy.
Its wide-bandwidth design minimizes dynamic errors. High slew rate and fast settling time allow accurate signal processing in pulse and data conversion applications. Wide bandwidth and low distortion minimize AC errors. All specifications are rated with a $1 \mathrm{k} \Omega$ resistor in parallel with 500 pF load. The OPA602 is unity-gain stable and easily drives capacitive loads up to 1500 pF .
Laser-trimmed input circuitry provides offset voltage and drift performance normally associated with precision bipolar op amps. Difef construction achieves extremely low input bias currents (lpA max) without compromising input voltage noise.
The OPA602's unique input cascode circuitry maintains low input bias current and precise input characteristics over its full input common-mode voltage range.

## APPLICATIONS

- Precision instrumentation
- OPTOELECTRONICS
- SONAR, ULTRASOUND
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DATA CONVERSION



## SPECIFICATIONS

## ELECTRICAL

At $V_{S}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA602AM/AP/AU |  |  | OPA602BM/SM/BP |  |  | OPA602CM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | Max | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT NOISE |  |  |  |  |  | $\begin{gathered} 23 \\ 19 \\ 13 \\ 12 \\ 1.4 \\ 0.95 \\ 12 \\ 0.6 \end{gathered}$ |  |  |  |  | $n V / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu$ Vrms <br> $\mu \mathrm{V} p-\mathrm{p}$ <br> fAp-p <br> fA $/ \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> "M" Package <br> "P" Package <br> "U" Package <br> Over Specified Temp: <br> "M" Package <br> "P", "U" Packages <br> Average Drift <br> Supply Rejection | $V_{\mathrm{CM}}=\mathrm{OVDC}$ $\begin{aligned} & T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ & \pm V_{S}=12 \mathrm{~V} \text { to } 18 \mathrm{~V} \end{aligned}$ | 70 | $\begin{gathered} \pm 300 \\ 1 \\ 1 \\ \\ \pm 550 \\ \pm 1.5 \end{gathered}$ | $\begin{gathered} \pm 1000 \\ 2 \\ 3 \\ \\ \\ \pm 15 \end{gathered}$ | 80 | $\begin{gathered} \pm 150 \\ 0.5 \\ \\ \pm 250 \\ \pm 0.75 \\ \pm 3 \\ 100 \end{gathered}$ | $\begin{gathered} \pm 500 \\ 1 \\ \\ \pm 1000 \\ \pm 1.5 \\ \pm 5 \end{gathered}$ | 86 | $\begin{aligned} & \pm 100 \\ & \pm 200 \end{aligned}$ | $\begin{gathered} \pm 250 \\ \pm 500 \\ \pm 2 \end{gathered}$ | $\begin{gathered} \mu V \\ \mathrm{mV} \\ \mathrm{mV} \\ \\ \mu \mathrm{~V} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT <br> Input Bias Current Over Specified Temp. SM Grade | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\begin{gathered} \pm 2 \\ \pm 20 \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 500 \end{gathered}$ |  | $\begin{gathered} \pm 1 \\ \pm 20 \\ \pm 200 \end{gathered}$ | $\begin{gathered} \pm 2 \\ \pm 200 \\ \pm 2000 \end{gathered}$ |  | $\begin{gathered} \pm 0.5 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 1 \\ \pm 100 \end{gathered}$ | pA <br> pA <br> pA |
| OFFSET CURRENT Input Offset Current Over Specified Temp. SM Grade | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ | 1 | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | 500 | 05 | $\begin{gathered} 2 \\ 20 \\ 200 \end{gathered}$ | $\begin{gathered} 200 \\ 1000 \end{gathered}$ | 0.5 | $\begin{gathered} 1 \\ 10 \end{gathered}$ | $\begin{gathered} \text { pA } \\ 100 \end{gathered}$ | pA <br> pA |
| INPUT IMPEDANCE <br> Differential Common-Mode |  |  | * |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  |  | * |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $75$ |  |  | $\pm 10.2$ <br> 88 | $\begin{aligned} & +13 \\ & -11 \\ & 100 \end{aligned}$ |  | $92$ |  |  | V dB |
| OPEN LOOP GAIN, DC Open-Loop Voltage Gain | $R_{L} \geq 1 \mathrm{k} \Omega$ | 75 | * |  | 88 | 100 |  | 92 | * |  | dB |
| FREQUENCY RESPONSE <br> Gain Bandwidth <br> Full Power Response <br> Slew Rate <br> Settling Time. 0.1\% <br> 0.01\% | $\begin{gathered} \text { Gain }=100 \\ 20 \mathrm{Vp}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \text { Gain }=-1, R_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, 10 \mathrm{~V} \text { step } \end{gathered}$ | $\begin{aligned} & 35 \\ & 20 \end{aligned}$ | * |  | $\begin{gathered} 4 \\ 24 \end{gathered}$ | $\begin{gathered} 6.5 \\ 570 \\ 35 \\ 0.6 \\ 1.0 \end{gathered}$ |  | 5 <br> 28 | * ${ }_{*}^{*}$ |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| RATED OUTPUT <br> Voltage Output <br> Current Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ \mathrm{~V}_{0}= \pm 10 \mathrm{VDC} \\ 1 \mathrm{MHz} \text { open loop } \\ \text { Gain }=+1 \end{gathered}$ | $\pm 11$ $\pm 25$ |  |  | $\begin{gathered} \pm 11.5 \\ \pm 15 \\ \pm 30 \end{gathered}$ | $\begin{gathered} +12.9 \\ -13.8 \\ \pm 20 \\ 80 \\ 1500 \\ \pm 50 \end{gathered}$ |  | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Voltage Range, Derated Performance Current, Quiescent Over Specified Temp. | $\mathrm{I}_{0}=0 \mathrm{mADC}$ | * |  | * | $\pm 5$ | $\begin{gathered} \pm 15 \\ \\ 3 \\ 3.5 \end{gathered}$ | $\begin{gathered} \pm 18 \\ 4 \\ 4.5 \end{gathered}$ | * |  | * | VDC <br> VDC <br> mA <br> mA |
| TEMPERATURE RANGE <br> Specification <br> SM Grade <br> Operating: "M" Package "P", "U" Packages <br> Storage. "M" Package <br> "P", "U" Packages <br> $\theta$ Junction-Ambient | Ambient temp. <br> Ambient temp. <br> Ambient temp. | $\begin{gathered} * \\ * \\ -25 \\ * \\ -40 \end{gathered}$ | * | $\begin{gathered} * \\ * \\ +85 \\ * \\ +125 \end{gathered}$ | $\begin{aligned} & -25 \\ & -55 \\ & -55 \\ & -25 \\ & -65 \\ & -40 \end{aligned}$ | 200 | $\begin{aligned} & +85 \\ & +125 \\ & +125 \\ & +85 \\ & +150 \\ & +125 \end{aligned}$ |  | * |  | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

[^3]
## CONNECTION DIAGRAMS



MECHANICALS

| DIM | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 335 | 370 | 85 | 940 |  |
| B | 305 | 335 | 775 | 851 |  |
| C | 165 | 185 | 419 | 470 |  |
| D | 016 | 021 | 041 | 053 |  |
| E | 010 | 040 | 025 | 02 |  |
| F | 010 | 040 | 025 | 102 |  |
| G | 200 BASIC |  | 508 BASIC |  |  |
| H | 028 | 034 | 071 | 086 |  |
| J | 029 |  | 045 | 074 | 114 |
| K | 500 |  | 127 |  |  |
| L | 110 | 160 | 279 | 406 |  |
| M | 45 |  | BASIC | 45 |  |

NOTE Leads in true position within $0010^{\prime \prime}(025 \mathrm{~mm}) \mathrm{R}$ at MMC at seatıng plane
soic


| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 185 | 201 | 470 | 511 |
| $A_{1}$ | 178 | 201 | 452 | 511 |
| B | 146 | 162 | 371 | 411 |
| B $_{1}^{\prime}$ | 130 | 149 | 330 | 378 |
| C | 054 | 145 | 137 | 369 |
| D | 015 | 019 | 038 | 048 |
| G | 050 BASIC | 127 | BASIC |  |
| H | 018 | 026 | 046 | 066 |
| J | 008 | 012 | 020 | 030 |
| L | 220 | 252 | 559 | 640 |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |
| N | 000 | 012 | 000 | 030 |

Pin numbers shown for reference only Numbers are not marked on package

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 355 | 400 | 903 | ${ }^{1} 016$ |
| $A_{1}$ | 340 | 385 | 865 | 980 |
| B | 230 | 290 | 585 | 738 |
| B, | 200 | 250 | 509 | 636 |
| C | 120 | 200 | 305 | 509 |
| D | 015 | 023 | 038 | 059 |
| F | 030 | 070 | 076 | 178 |
| G | 100 BASIC |  | 254 BASIC |  |
| H | 025 | 050 | 064 | 127 |
| $J$ | 008 | 015 | 020 | 038 |
| K | 070 | 150 | 178 | 382 |
| L | 300 BASIC |  | 763 BASIC |  |
| M | 0 | 15 | 0 | 15 |
| N | 010 | 030 | 025 | 076 |
| P | 025 | 050 | 064 | 127 |

## ABSOLUTE MAXIMUM RATINGS

| Supply Internal Power Dissipation ( $\mathrm{T}_{J} \leq+175^{\circ} \mathrm{C}$ ) | $\begin{array}{r} +18 \mathrm{VDC} \\ +1000 \mathrm{~mW} \end{array}$ | Operating Temperature Range $\quad . \ldots . \mathrm{M}$ " M " $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: |
| Differential Input Voltage . . | . Total Vs | Lead Temperature (soldering, 10s) . . .. .... .. .. . $+300^{\circ} \mathrm{C}$ |
| Input Voltage Range | . . $\pm \mathrm{V}_{\text {s }}$ | Output Short Circuit to ground ( $+25^{\circ} \mathrm{C}$ ) $\ldots . .$. . ..Continuous |
| Storage Temperature Range "U", " | $\begin{aligned} & 5^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\ & j^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | Junction to Temperature . . . . .... .. $+175^{\circ} \mathrm{C}$ |

## ORDERING INFORMATION

| Model | Package | Temperature Range | Offset Voltage $\max (\mu \mathrm{V})$ |
| :---: | :---: | :---: | :---: |
| OPA602AM | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1000$ |
| OPA602BM | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 500$ |
| OPA602CM | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 250$ |
| OPA602SM | TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 500$ |
| OPA602AP | Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1000$ |
| OPA602BP | Plastic DIP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 500$ |
| OPA602AU | Plastic SOIC | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1000$ |
| BURN-IN SCREENING OPTION |  |  |  |
| Model | Package | Temperature Range | $\begin{gathered} \text { Burn-In } \\ \text { Temp. }(160 h)^{(1)} \end{gathered}$ |
| OPA602AM-BI | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA602CM-BI | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA602SM-BI | TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA602AP-BI | Plastic | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| OPA602BP-BI | Plastıc | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| OPA602AU-BI | Plastic SOIC | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |

NOTE (1) Or equivalent combination of time and temperature

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}$ unless otherwise noted



POWER SUPPLY REJECTION AND COMMON-MODE
REJECTION vs TEMPERATURE


COMMON-MODE REJECTION vs INPUT COMMON MODE VOLTAGE


GAIN-BANDWIDTH AND SLEW RATE vs TEMPERATURE



TOTAL INPUT VOLTAGE NOISE SPECTRAL DENSITY AT 1 kHz vs SOURCE RESISTANCE



GAIN-BANDWIDTH AND SLEW RATE


## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, V_{S}= \pm 15 \mathrm{VDC}$ unless otherwise noted



SETTLING TIME
vs CLOSED-LOOP GAIN






TOTAL HARMONIC DISTORTION
VS FREQUENCY


## TYPICAL PERFORMANCE CURVES (CONT)



POWER SUPPLY REJECIION vs FREQUENCY


## APPLICATIONS INFORMATION

Unity-gain stability with good phase margin and excellent output drive characteristics bring freedom from the subtle problems associated with other high speed amplifiers. But with any high speed, wide bandwidth circuitry, careful circuit layout will ensure best performance. Make short, direct interconnections and avoid stray wiring capacitance -especially atthe inverting input pin.
Power supplies should be bypassed with good high frequency capacitors positioned close to the op amp pins. In most cases $0.1 \mu \mathrm{~F}$ ceramic capacitors are adequate. Applications with heavier loads and fast transient waveforms may benefit from use of $1.0 \mu \mathrm{~F}$ tantalum bypass capacitors.

## INPUT BIAS CURRENT GUARDING

Leakage currents across printed circuit boards can easily exceed the input bias current of the OPA602. A circuit board "guard" pattern (Figure 1) is an effective solution to difficult leakage problems. By surrounding critical high impedance input circuitry with a low impedance circuit connection at the same potential, leakage currents will flow harmlessly to the low impedance node.
Input bias current may also be degraded by improper handling or cleaning. Contamination from handling parts




FIGURE 1. Connection of Input Guard.
and circuit boards may be cleaned with appropriate solvents and de-ionized water. Each rinsing operation should be followed by a 30 -minute bake at $+85^{\circ} \mathrm{C}$.

## BURN-IN SCREENING

Burn-in screening is an option available for the models indicated in the Ordering Information table. Burn-in

## APPLICATION CIRCUITS



FIGURE 2. Offset Voltage Trim.
duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.


FIGURE 3. Voltage Output D/A Converter.


FIGURE 4. Settling Time and Slew Rate Test Circuit.

## OPA605

## Wideband Fast-Settling OPERATIONAL AMPLIFIER

## FEATURES

- FAST SETTLING: 230nsec typ to 0.01\%
- WIDE BANDWIDTH: 200 MHz Gain-Bandwidth Product
- FAST SLEWING: 300V/ $\mu$ sec slew rate, $A_{c l} \geq 50$
- LARGE OUTPUT CURRENT: $\pm 20 \mathrm{~mA}$ min at $\pm 10 \mathrm{~V}$
- LOW VOLTAGE OFFSET AND DRIFT: $500 \mu \mathrm{~V}$ max, $5 \mu V /{ }^{\circ} \mathrm{C}$ max


## DESCRIPTION

The OPA605 is designed to offer a well balanced set of both AC and DC specifications. Versatility in fast settling, wideband and steady state AC applications is provided by the use of a single external compensation capacitor. This allows the user to optimize speed and stability for any particular application.
The full $\pm 30 \mathrm{~mA}$ guaranteed minimum output current (at $\pm 10 \mathrm{~V}$ ) allows the user to realize the high speed features of the OPA605. Unlike most integrated circuit wideband amplifiers additional current boost-

## APPLICATIONS

- PULSE AMPLIFIERS
- FAST D/A CONVERTERS
- LINE DRIVERS
- WAVEFORM GENERATORS
- HIGH SPEED TEST EQUIPMENT
- PHOTODIODE AMPLIFIERS


International Airport Industrial Park - P.0. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex- 66-6491

SPECIFICATIONS

## ELECTRICAL

Specifications at $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{VCC}= \pm 15 \mathrm{VDC}$ unless otherwise noted．

| MODEL |  | OPA605HG／OPA605AM |  |  | OPA605KG／OPA605CM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | CONDITION | MIN | TYP | MAX | MIN | TYP | MaX |  |
| OPEN－LOOP GAIN，DC |  |  |  |  |  |  |  |  |
| Full Load No Load | $\begin{aligned} & V_{0}= \pm 10 \mathrm{~V}, R_{\mathrm{L}}=330 \Omega \\ & V_{0}= \pm 10 \mathrm{~V}, R_{\mathrm{L}} \geqslant 10 \mathrm{k} \Omega \end{aligned}$ | 80 | $\begin{gathered} 96 \\ 102 \end{gathered}$ |  | － | － |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |
| Voltage <br> Current <br> Output Resistance <br> Short Circuit Current <br> Capacitive Load（2） | $\begin{aligned} & \mathrm{I}_{0}= \pm 30 \mathrm{~mA} \\ & V_{0}= \pm 10 \mathrm{~V} \end{aligned}$ <br> Open Loop Internal Limits（1） $A_{C L}=-1, C_{C}=20 \mathrm{pF}$ | $\begin{array}{r}  \pm 10 \\ \pm 30 \\ \pm 30 \\ 500 \end{array}$ | $\begin{aligned} & \pm 12 \\ & \pm 50 \\ & 200 \\ & \pm 50 \end{aligned}$ | $\pm 80$ | ＊ | － | － | $\begin{gathered} V \\ \mathrm{~mA} \\ \Omega \\ \mathrm{~mA} \\ \mathrm{pF} \end{gathered}$ |
| DYNAMIC RE8PONSE |  |  |  |  |  |  |  |  |
| Gain－Bandwidth Product $A_{C L}=1000, C_{C}=0$ $A_{C L}=-1, C c=20 p F$ <br> Slew Rate $\begin{aligned} & A C L \geqslant 50, C C=0 \\ & A C L=-1, C c=20 p F \end{aligned}$ <br> Full Power Bandwidth <br> Setting Time，$A_{V}=-1(3)$ $\begin{aligned} & \epsilon=1 \% \\ & \epsilon=01 \% \\ & \epsilon=001 \% \end{aligned}$ <br> Small－Signal Overshoot | $R_{\mathrm{L}}=330 \Omega, \mathrm{~V}_{\mathrm{O}}=0 \text { to }+10 \mathrm{~V} \text {, }$ <br> 0 to－10V $\mathrm{R}_{\mathrm{L}}=330 \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ <br> $\mathrm{ACL}^{2}=-1 . \mathrm{C}_{\mathrm{C}}=20 \mathrm{pF}$ <br> $C_{C}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ ， <br> $C_{L}=100 \mathrm{pF}, \mathrm{V}_{\mathrm{O}}=0$ to +10 V ， <br> 0 to－10V $\begin{aligned} & A_{V}=-1, C_{C}=20 \mathrm{pF}, R_{L}=500 \Omega \\ & C_{L}=100 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & 80 \\ & 13 \end{aligned}$ | $\begin{gathered} 200 \\ 20 \\ \\ 300 \\ 94 \\ 15 \\ \\ \\ \\ 200 \\ 230 \\ 350 \\ 0 \end{gathered}$ | $\begin{aligned} & 500 \\ & 20 \end{aligned}$ | ＊ |  | － | MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{sec}$ <br> $\mathrm{V} / \mu \mathrm{sec}$ <br> MHz <br> nsec <br> nsec <br> nsec <br> \％ |
| INPUT OFFSET VOLTAGE |  |  |  |  |  |  |  |  |
| Initial Offset <br> vs Temperature vs Supply Voltage Adjustment Range（4） | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> $T_{L}$ to $T_{H}, V_{C M}=0$ <br> Circuit in ＂Connection Diagram＂ |  | $\begin{gathered} \pm 0.25 \\ \pm 30 \\ \pm 9 \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 25 \\ \pm 200 \end{gathered}$ |  | － | $\pm 05$ $\pm 5$ . | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mathrm{mV} \end{gathered}$ |
| INPUT BIAS CURRENT |  |  |  |  |  |  |  |  |
| Initial Bias vs Temperature vs Supply Voltage vs Vcm | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C}, \mathrm{~V}_{C M}=0 \\ & T_{L} \text { to } T_{H} \end{aligned}$ |  | $-5$ <br> Note 5 <br> 02 <br> Note 6 | －35 |  | － | ＊ | pA <br> pAN |
| INPUT DIFFERRENCE CURRENT |  |  |  |  |  |  |  |  |
| Initial Difference vs Temperature vs Supply Voltage | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CM}}=0$ |  | $\pm 2$ <br> Note 5 005 |  |  | ＊ |  | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{pA} N \end{aligned}$ |
| VOLTAGE NOISE DENSITY Rs $\leqslant 100 \Omega$ |  |  |  |  |  |  |  |  |
|  | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1 \mathrm{kHz} \\ & f_{0}=10 \mathrm{kHz} \\ & f_{0}=100 \mathrm{kHz} \end{aligned}$ |  | 22 11 8 6 6 |  |  | － |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $n \mathrm{~V} / \overline{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $n V \sqrt{\mathrm{~Hz}}$ |
| INPUT IMPEDANCE |  |  |  |  |  |  |  |  |
| Differential Resistance Capacitance Common－Mode Resistance Capacitance |  |  | $\begin{gathered} 1011 \\ 3 \\ \\ 1011 \\ 3 \\ \hline \end{gathered}$ |  |  | $\stackrel{.}{*}$ |  | $\begin{gathered} \Omega \\ \mathrm{pF} \\ \\ \Omega \\ \mathrm{pF} \\ \hline \end{gathered}$ |
| INPUT VOLTAGE RANGE |  |  |  |  |  |  |  |  |
| Common－Mode Voltage Range <br> Common－Mode Rejection | Linear，Operation | $\begin{gathered} \pm 10 \\ 70 \end{gathered}$ | $\begin{gathered} \pm 12 \\ 90 \end{gathered}$ |  | 80 | ＊ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Rated Voltage Voltage Range Current，Quiescent | Derated Performance | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & \pm 72 \end{aligned}$ | $\begin{gathered} \pm 18 \\ \pm 9 \\ \hline \end{gathered}$ | ＊ | ． | ＊ | VDC VDC mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specification <br> HG，KG Grades <br> AM，CM Grades <br> Operating <br> Storage | TL to $T_{H}$ <br> $T_{L}$ to $T_{H}$ <br> Derated Performance | $\begin{gathered} 0 \\ -25 \\ -55 \\ -65 \\ \hline \end{gathered}$ |  | $\begin{gathered} +70 \\ +85 \\ +125 \\ +150 \end{gathered}$ | － |  | $\cdots$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES：＊Specifications same as for OPA605HG／AM（1）Current limit may be increased with external resistors．（2）AI－ lowable capacitive load depends on several factors．See Compensation section．（3）Settling Time measured in circuit of Figure 4．（4）Adjustment affects voltage drift vs temperature by approximately $\pm 0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each $100 \mu \mathrm{~V}$ of offset adjusted． （5）Doubles approximately every $8.5^{\circ} \mathrm{C}$ ．（6）See Typical Performance Curves．

| 1 No Internal Connection |  |
| :---: | :---: |
| 2 Optional Frequency Compensation | 01410 |
| 3 Offset Adjust | $013 * 20$ |
| 4 Inverting Input | 01230 |
| 5 Noninverting input $6-\mathrm{Vcc}$ | 01140 |
| 7 Optional Short Circuit Adjust | 010 50 |
| 8 Optional Short Circuit Adjust | 0960 |
| 9 Offset Adjust 10 Output | 0870 |
| $11+V_{\text {cc }}$ |  |
| 12 Frequency Compensation | Bottom View |
| 13 No Internal Connection* | Pin numbers shown for reference only |
| 14 No Internal Connection | Numbers are not marked on package |
| *Case on metal package | Pin 13 is case on metal unit |

CONNECTION DIAGRAM


NOTES. (1) Offset voltage adjustment affects voltage drift versus temperature by approximately $\pm 03 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each $100 \mu \mathrm{~V}$ of offset adjusted (2) Optional resistors to increase current limits See Application Information (3) Optional frequency compensation See Application Information

## MECHANICAL



## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ unless otherwise noted．


## APPLICATION INFORMATION

## SLEW RATE

Slew rate is a large signal output parameter. It is primarily dependent on the compensation capacitor value $\left(\mathrm{C}_{\mathrm{c}}\right)$ and has almost no dependence on changes in the closed loop gain or bandwidth. Typical values of slew rate versus compensation capacitor value are shown in the Typical Performance Curves. Decreasing the compensation capacitance increases the slew rate but reduces the frequency stability of the closed-loop circuit. Stray circuit capacitances may appear as added compensation to the amplifier. Therefore, stray capacitances should be minimized to avoid limiting slew rate performance.

## BANDWIDTH

The closed-loop bandwidth is a small signal parameter. It is dependent on the open-loop frequency response of the op amp (which is determined by the value of the compensation capacitor, $\mathrm{C}_{\mathrm{C}}$ ) and the external closed-loop circuitry applied to the amplifier. Requirements for increased bandwidth and more frequency stability result in opposing constraints on the circuitry and generally the final selection of circuit values represents a compromise between the two needs.

## SETTLING TIME

Settling time is defined as the total time required, measured from the input signal step, for the output to settle to within the specified error band around the final value. The error band is expressed as a percent of the full scale output voltage ( 10 V ) and the output transition is from 0 V to +10 V or 0 V to -10 V .
Settling time depends on slew rate (discussed above) and the time to reach the final value after the slew portion of the transition is complete. The latter is a function of the closed-loop bandwidth (discussed above) and the closedloop gain. Thus, settling time is a function of both the open-loop frequency compensation (value of $\mathrm{C}_{c}$ ) and the particular closed-loop circuit configuration. The best settling time is generally obtained at low gains.

## COMPENSATION

The OPA605 uses external frequency compensation which allows the user to optimize slew rate, bandwidth and settling time for a particular application. As mentioned previously, compensation is normally a compromise between the desired speed and the necessary frequency stability - the higher the speed the lower the value of $\mathrm{C}_{\mathrm{C}}$ and the less stable the circuit. Several of the Typical Performance Curves provide information to aid in the selection of the correct value of compensation capacitor. In addition, several typical circuits show recommended compensation in different applications.
The value of compensation capacitor required for stability is a function of the amount of negative feedback used in the particular application.

This is characterized as $1 / \beta$, where $\beta$ is the "feedback factor". $1 / \beta$ is also equal to the gain in noninverting configurations (see figures 2 and 3 ).


FIGURE 1. Unity Gain Follower.


FIGURE 2. Unity Gain Inverting.


FIGURE 3. Gain of +10 V .

The OPA605 may be compensated in either one of two ways. In the primary compensation method, $\mathrm{C}_{\mathrm{C}}$ is connected between pins 10 and 12 . Alternately the amplifier may be compensated with $\mathrm{C}_{\mathrm{c}}{ }^{\prime}$ between pins 12 and 2 (see Connection Diagram). Normally the use of $\mathrm{C}_{\mathrm{c}}$ is recommended. The use of $\mathrm{C}_{\mathrm{C}^{\prime}}$ will give lower output impedance at higher frequencies. This can be an advantage in some applications, but the effects are subtle and must be determined empirically.
Improved stability with larger capacitive loads may be obtained by connecting a small resistor (a value of $16 \Omega$ ) is recommended) in series with the output (see figures 2 through 4).

Flat high frequency closed-loop frequency response may be preserved and any high frequency peaking reduced by connecting a small capacitor ( $\mathrm{C}_{\mathrm{f}}$ in the examples) in parallel with the feedback resistor. This capacitor will compensate for the high frequency closed-loop transfer function zero formed by the capacitance at the amplifier's input and the input and feedback resistors. $C_{1}$ may be a trimmer capacitor, a fixed capacitor or a planned printed circuit board capacitance. Typical values range from 0 pF to 5 pF .

## WIRING PRECAUTIONS

Of all the wiring precautions, grounding is the most important. A good ground plane and good grounding practices should be used. The ground plane should connect all areas of the pattern side of the printed circuit board that are not otherwise used. The ground plane provides a low resistance, low inductance common return path for all signal and power returns.
If point-to-point wiring is used (no ground plane), single point grounding should be used. The input signal return, the load signal return and the power supply common should all be connected at the same physical point. This will eliminate any common current paths or ground loops which could cause signal modulation or unwanted feedback.
Each power supply lead should be bypassed to ground as near as possible to the amplifier pins.
All printed circuit board conductors should be wide to provide low resistance, low inductance connections, and should be as short as possible. In general, the entire physical circuit should be as small as practical. Stray capacitance should be minimized especially at high impedance nodes. Pin 4, the inverting input is especially sensitive to capacitance and all connections to that point must be short.


FIGURE 4. Dynamic Test Circuit.

Input and feedback resistors should be kept as small in value as practical: values less than $5.6 \mathrm{k} \Omega$ are recommended. This will minimize performance limitations caused by the time constants formed by these resistors and circuit capacitances.


View from component side of board. Shaded area is pattern side connector.
FIGURE 5. Dynamic Test Circuit Layout.

## SHORT CIRCUIT PROTECTION

Short circuit protection to common is provided by internal current limiting resistors. (Output shorts to either supply can destroy the device.) The current limits may be increased by paralleling the internal resistors with external resistors, $\mathrm{R}_{\text {EXI }}$ connected between pins 7 and 10 and pins 8 and 10 . The short-circuit current is then $\mathrm{I}_{\mathrm{SC}} \approx 0.05+$ $0.6 / \mathrm{R}_{\text {EXI }}$ (in amps). The power derating constraints must be observed when modifying the current limits. Details are given by the thermal model.

## THERMAL MODEL

Figure 6 is the thermal model for the OPA605 where:
$\mathrm{T}_{\mathrm{J}}=$ Junction temperature (output load)
$\mathrm{T}_{\mathrm{s}}{ }^{*}=$ Junction temperature (no load)
$\mathrm{T}_{\mathrm{C}}=$ Case temperature
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature
$\theta_{C A}=$ Thermal resistance, case-to-ambient
$\mathrm{P}_{\mathrm{DQ}}=$ Quiescent power dissipation
$\left|+V_{\text {CC }}\right| I_{\mathbf{I}_{\text {Quiescent }}}+\left|-\mathrm{V}_{\text {CC }}\right| I_{\text {-quiescent }}$
$P_{D X}=$ Power dissipation in the output transistor
$=\left(\mathrm{V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{cc}}\right)$ Iout $^{\text {I }}$
(In a complementary output stage only one output transistor is conducting current at a time.)


FIGURE 6. Thermal Model.
This model yields a Power Derating curve which is a function of $\mathrm{P}_{\mathrm{DQ}}$. See Typical Performance Curves.

## BURR-EROWN®



# OPA606 

AVAILABLE IN DIE FORM

## Wide-Bandwidth Difet ${ }^{\circledR}$ OPERATIONAL AMPLIFIER

## FEATURES

- WIDE BANDWIDTH, 13MHz typ
- HIGH SLEW RATE, 35V/ $\mu$ sec typ
- LOW BIAS CURRENT, 10pA max at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
- LOW OFFSET VOLTAGE, $500 \mu \mathrm{~V}$ max
- LOW DISTORTION, 0.0035\% typ at 10kHz


## DESCRIPTION

The OPA606 is a wide-bandwidth monolithic dielec-trically-isolated FET (Difer ${ }^{(8)}$ ) operational amplifier featuring a wider bandwidth and lower bias current than BIFET® ${ }^{\circledR}$ LF156A amplifiers. Bias current is specified under warmed-up and operating condi-

## APPLICATIONS

- OPTOELECTRONICS
- DATA ACQUISITION
- TEST EQUIPMENT
- AUDIO AMPLIFIERS
tions, not at a JUNCTION temperature of $+25^{\circ} \mathrm{C}$. Laser-trimmed thin-film resistors offer improved offset voltage and noise performance.

The OPA606 is internally compensated for unitygain stability.

Difer* Burr-Brown Corp, Bifet ${ }^{\oplus}$ National Semiconductor Corp.


## SPECIFICATIONS

## ELECTRICAL

At $V_{C C}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise specified

| PARAMETER | CONDITIONS | OPA606KM/SM |  |  | OPA606LM |  |  | OPA606KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |  |  |  |
| Gain Bandwidth <br> Full Power Response <br> Slew Rate <br> Settling Time ${ }^{(1)}$. 0 1\% <br> 0.01\% <br> Total Harmonic Distortion | Small sıgnal $\begin{gathered} 20 \mathrm{~V} p-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \\ \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{Gain}^{2}=-1, \\ \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ 10 \mathrm{~V} \text { step } \\ \mathrm{G}=+1,20 \mathrm{~V} \text { p-p } \\ \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \\ \mathrm{f}=10 \mathrm{kHz} \end{gathered}$ | $\begin{aligned} & 10 \\ & 22 \end{aligned}$ | $\begin{gathered} \hline 125 \\ 515 \\ 33 \\ 10 \\ 21 \\ 00035 \end{gathered}$ |  | $11$ $25$ | 13 550 35 10 21 00035 |  | 9 <br> 20 | 12 470 30 10 21 00035 |  | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ \% |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| OFFSET VOLTAGE ${ }^{(2)}$ <br> Input Offset Voltage Average Drift Supply Rejection | $\begin{gathered} V_{C M}=0 \mathrm{VDC} \\ \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } T_{\text {MAX }} \\ \mathrm{V}_{\mathrm{Cc}}= \pm 10 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{gathered}$ | 82 | $\begin{gathered} \pm 180 \\ \pm 5 \\ 100 \\ \pm 10 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 1.5 \mathrm{mV} \\ \pm 79 \end{gathered}$ | 90 | $\begin{gathered} \pm 100 \\ \pm 3 \\ 104 \\ \pm 6 \end{gathered}$ | $\begin{gathered} \pm 500 \\ \pm 5 \\ \pm 32 \end{gathered}$ | 80 | $\begin{gathered} \pm 300 \\ \pm 10 \\ 90 \\ \pm 32 \\ \hline \end{gathered}$ | $\begin{aligned} & \pm 3 \mathrm{mV} \\ & \pm 100 \end{aligned}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| BIAS CURRENT ${ }^{(2)}$ <br> Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 7$ | $\pm 15$ |  | $\pm 5$ | $\pm 10$ |  | $\pm 8$ | $\pm 25$ | pA |
| OFFSET CURRENT ${ }^{(2)}$ Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 06$ | $\pm 10$ |  | $\pm 04$ | $\pm 5$ |  | $\pm 1$ | $\pm 15$ | pA |
| NOISE $\begin{aligned} \text { Voltage, } \mathrm{fo}_{\mathrm{o}}= & 10 \mathrm{~Hz} \\ & 100 \mathrm{~Hz} \\ & 1 \mathrm{kHz} \\ & 10 \mathrm{kHz} \\ & 20 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{B}}= & 10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ \text { Current, } \mathrm{f}_{\mathrm{o}}= & 01 \mathrm{~Hz} \text { thru } 20 \mathrm{kHz} \end{aligned}$ | $100 \%$ tested (L) <br> 100\% tested (L) <br> 100\% tested (L) <br> (3) <br> (3) <br> (3) <br> (3) |  | $\begin{aligned} & 37 \\ & 21 \\ & 14 \\ & 12 \\ & 11 \\ & 13 \\ & 15 \end{aligned}$ |  |  | $\begin{gathered} 30 \\ 20 \\ 13 \\ 11 \\ 105 \\ 12 \\ 13 \end{gathered}$ | $\begin{gathered} 40 \\ 28 \\ 16 \\ 13 \\ 13 \\ 15 \\ 2 \end{gathered}$ |  | $\begin{aligned} & 37 \\ & 21 \\ & 14 \\ & 12 \\ & 11 \\ & 13 \\ & 17 \end{aligned}$ |  | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{V}$ rms <br> $\mathrm{f} \mathrm{A} \sqrt{\mathrm{Hz}}$ |
| IMPEDANCE <br> Differential Common-Mode |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 10^{13}\| \| 1 \\ & 10^{14} \\| \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 105 \\ 80 \end{gathered}$ | $\begin{gathered} \pm 115 \\ 95 \end{gathered}$ |  | $\begin{gathered} \pm 11 \\ 85 \end{gathered}$ | $\pm 11.6$ 96 |  | $\pm 102$ 78 | $\pm 11$ 90 |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 95 | 115 |  | 100 | 118 |  | 90 | 110 |  | dB |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output <br> Current Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{DC} \text {, open loop } \\ \text { Gain }=+1 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 122 \\ \pm 10 \\ 40 \\ 1000 \\ 20 \end{gathered}$ |  | $\begin{gathered} \pm 12 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 126 \\ \pm 10 \\ 40 \\ 1000 \\ 20 \end{gathered}$ |  | $\begin{gathered} \pm 11 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 10 \\ 40 \\ 1000 \\ 20 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Rated Voltage Voltage Range, Derated Performance Current, Quiescent | $10=0 \mathrm{mADC}$ | $\pm 5$ | $\pm 15$ $65$ | $\begin{gathered} \pm 18 \\ 95 \end{gathered}$ | $\pm 5$ | $\pm 15$ $62$ | $\begin{gathered} \pm 18 \\ 9 \end{gathered}$ | $\pm 5$ | $\begin{aligned} & \pm 15 \\ & 65 \end{aligned}$ | $\begin{gathered} \pm 18 \\ 10 \end{gathered}$ | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification <br> Operating <br> $\theta$ Junction-Ambient | Ambient temp KM, KP, LM SM Ambient Temp | $\begin{gathered} 0 \\ -55 \\ -55 \end{gathered}$ | 200 | $\begin{gathered} +70 \\ +125 \\ +125 \end{gathered}$ | $\begin{gathered} 0 \\ -55 \end{gathered}$ | 200 | $\begin{array}{r} +70 \\ +125 \end{array}$ | $\begin{gathered} 0 \\ -25 \end{gathered}$ | 155 | +70 +85 | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES (1) See setting time test circuit in Figure 2 (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up (3) Sample
tested-this parameter is guaranteed on L grade only

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
At $\mathrm{V}_{\mathrm{Cc}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA606KM/SM |  |  | OPA606LM |  |  | OPA606KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification Range | Ambient temp KM SM | $\begin{gathered} 0 \\ -55 \end{gathered}$ |  | $\begin{aligned} & +70 \\ & +125 \end{aligned}$ | 0 |  | +70 | 0 |  | +70 | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| OFFSET VOLTAGE ${ }^{(1)}$ Input Offset Voltage <br> Average Drift Supply Rejection | $\begin{array}{r} V_{C M}=0 \mathrm{VDC} \quad \mathrm{KM} \\ \\ \\ \mathrm{~V}_{\mathrm{cc}}= \pm 10 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{array}$ | 80 | $\begin{gathered} \pm 400 \\ \pm 680 \\ \pm 5 \\ 98 \\ \pm 13 \end{gathered}$ | $\begin{aligned} & \pm 2 \mathrm{mV} \\ & \pm 3 \mathrm{mV} \end{aligned}$ | 85 | $\begin{gathered} \pm 335 \\ \pm 3 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 750 \\ \pm 5 \\ \pm 56 \end{gathered}$ | 78 | $\begin{gathered} \pm 750 \\ \pm 10 \\ 95 \\ \pm 18 \end{gathered}$ | $\begin{gathered} \pm 35 \mathrm{mV} \\ \pm 126 \end{gathered}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ dB $\mu \mathrm{V} / \mathrm{V}$ |
| BIAS CURRENT ${ }^{(1)}$ Input Bias Current | $\begin{array}{ll}\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC} \\ & \mathrm{KM} \\ \mathrm{SM}\end{array}$ |  | $\begin{aligned} & \pm 158 \\ & +72 \end{aligned}$ | $\begin{gathered} \pm 339 \\ \pm 154 \end{gathered}$ |  | $\pm 113$ | $\pm 226$ |  | $\pm 181$ | $\pm 566$ | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{nA} \end{aligned}$ |
| OFFSET CURRENT ${ }^{(1)}$ Input Offset Current | $\begin{array}{ll} V_{C M}=O V D C & K M \\ S M \end{array}$ |  | $\begin{gathered} \pm 14 \\ \pm 614 \end{gathered}$ | $\begin{gathered} \pm 226 \\ \pm 10.2 \mathrm{nA} \end{gathered}$ |  | $\pm 9$ | $\pm 113$ |  | $\pm 23$ | $\pm 339$ | $\begin{aligned} & \mathrm{pA} \\ & \mathrm{pA} \end{aligned}$ |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 104 \\ 78 \end{gathered}$ | $\begin{gathered} \pm 114 \\ 92 \end{gathered}$ |  | $\begin{gathered} \pm 109 \\ 82 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ 95 \end{gathered}$ |  | $\pm 10$ <br> 75 | $\begin{gathered} \pm 109 \\ 88 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voitage Gaın | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 90 | 106 |  | 95 | 112 |  | 88 | 104 |  | dB |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output Current Output | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \end{aligned}$ | $\begin{gathered} \pm 105 \\ \quad \pm 5 \\ \hline \end{gathered}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ |  | $\begin{gathered} \pm 115 \\ \pm 5 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 12.4 \\ \pm 10 \end{gathered}$ |  | $\begin{gathered} \pm 104 \\ \pm 5 \end{gathered}$ | $\begin{gathered} \pm 118 \\ \pm 10 \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Current, Quiescent | $\mathrm{l}_{0}=0 \mathrm{mADC}$ |  | 66 | 10 |  | 64 | 95 |  | 6.6 | 105 | mA |

NOTES (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up

## ORDERING INFORMATION



## ABSOLUTE MAXIMUM RATINGS



NOTES. (1) Packages must be derated based on $\theta_{\mathrm{JC}}=15^{\circ} \mathrm{C} / \mathrm{W}$ or $\theta_{\mathrm{Ja}}$. (2) For supply voltages less than $\pm 18 \mathrm{VDC}$, the absolute maximum input voltage is equal to the negative supply voltage. (3) Short circuit may be to power supply common only. Ratıng applies to $+25^{\circ} \mathrm{C}$ ambient. Observe dıssipation limıt and $\mathrm{T}_{\mathrm{J}}$.

CONNECTION DIAGRAMS


MECHANICAL


MECHANICAL


MECHANICAL


## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


BIAS AND OFFSET CURRENT vs TEMPERATURE




BIAS AND OFFSET CURRENT vs INPUT COMMON-MODE VOLTAGE


COMMON-MODE REJECTION
vs FREQUENCY


## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


SĖTTLING TIME vs CLOSED-LOOP GAIN


GAIN-BANDWIDTH AND SLEW RATE



OPEN-LOOP GAIN AND SUPPLY CURRENT
vs SUPPLY VOLTAGE


TOTAL HARMONIC DISTORTION


## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{a}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ uniess otherwise noted


## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA606 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ for each millivolt of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as LF156 and OP-16. The OPA606 can replace most other amplifiers by leaving the external null circuit unconnected.


FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation

of offset voltage and drift. Static protection is recommended when handling any precision IC operational amplifier.
If the input voltage exceeds the amplifier's negative supply voltage, input current limiting must be used to prevent damage.

## CIRCUIT LAYOUT

Wideband amplifiers require good circuit layout techniques and adequate power supply bypassing. Short, direct connections and good high frequency bypass capacitors (ceramic or tantalum) will help avoid noise pickup or oscillation.

FIGURE 2. Settling Time Test Circuit.


## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.
Leakage currents across printed circuit boards can easily exceed the bias current of the OPA606. To avoid leakage problems, it is recommended that the signal input lead of the OPA606 be wired to a Teflon standoff. If the OPA606 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout.
A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 3).


FIGURE 3. Connection of Input Guard.


FIGURE 5. Noninverting Buffer.

FIGURE 4. Inverting Amplifier.


FIGURE 6. Absolute Value Current-to-Voltage Converter.


FIGURE 7. High-Speed Photodetector.


FIGURE 8. Isolating Load Capacitance from Buffer.


FIGURE 9. Differential Input/Differential Output Amplifier.


FIGURE 10. Low Noise/Low Distortion RIAA Preamplifier.


## Wideband Precision OPERATIONAL AMPLIFIER

## FEATURES

- FAST SETTLING: 13ns (0.1\%) 25ns (0.01\%)
- GAIN-BANDWIDTH: 200MHz
- UNITY-GAIN STABLE
- LOW OFFSET VOLTAGE: $\pm 100 \mu \mathrm{~V}$
- SLEW RATE: 250V/us
- LOW DIFFERENTIAL GAIN/PHASE ERROR
- 8-PIN DIP AND SOIC PACKAGES


## DESCRIPTION

The OPA620 is a precision wideband monolithic operational amplifier featuring very fast settling time, low differential gain and phase error, and high output current drive capability.
The OPA620 is internally compensated for unity-gain stability. This amplifier has a very low offset, fully symmetrical differential input due to its "classical" operational amplifier circuit architecture. Unlike "cur-rent-feedback" amplifier designs, the OPA620 may be

## APPLICATIONS

- HIGH-SPEED SIGNAL PROCESSING
- ADC/DAC BUFFER
- ULTRASOUND
- PULSE/RF AMPLIFIERS
- HIGH-RESOLUTION VIDEO
- ACTIVE FILTERS


International Airport Industrial Park - Malling Address: PO Box 11400 . Tucson, AZ 85734 . Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP . Telex: 66-6491 - FAX: (602) 889-1510

## SPECIFICATIONS

ELECTRICAL
At $V_{c c}= \pm 5 \mathrm{VDC}, R_{L}=100 \Omega$, and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA620KP/KU |  |  | OPA620KG/SG |  |  | OPA620LG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\begin{aligned} & \text { INPUT NOISE } \\ & \text { Voltage: } f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1 \mathrm{kHz} \\ & f_{0}=10 \mathrm{kHz} \\ & f_{0}=100 \mathrm{kHz} \\ & f_{0}=1 \mathrm{MHz} \text { to } 100 \mathrm{MHz} \\ & f_{\mathrm{B}}=100 \mathrm{~Hz} \text { to } 10 \mathrm{MHz} \\ & \text { Current: } \mathrm{f}_{\mathrm{o}}=10 \mathrm{kHz} \text { to } 100 \mathrm{MHz} \end{aligned}$ | $\mathrm{R}_{\mathrm{s}}=0 \boldsymbol{\Omega}$ |  | $\begin{aligned} & 10 \\ & 5.5 \\ & 3.3 \\ & 2.5 \\ & 2.3 \\ & 8.0 \\ & 2.3 \end{aligned}$ |  |  |  |  |  | * |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{V}$, rms <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE(1) <br> Input Offset Voltage <br> Average Drift Supply Rejection | $\begin{gathered} V_{C M}=0 \mathrm{VDC} \\ T_{A}=T_{\text {MNN }} \text { to } T_{M \mathrm{MX}} \\ \pm \mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{gathered}$ | 50. | $\begin{gathered} \pm 200 \\ \pm 8 \\ 60 \end{gathered}$ | $\pm 1 \mathrm{mV}$ | * | * | * | 55 | $\stackrel{ \pm 100}{*}$ | $\pm 500$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 15 | 30 |  | * | * |  | * | 25 | $\mu \mathrm{A}$ |
| OFFSET CURRENT Input Offset Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | 0.2 | 2 |  | * | * |  | * | * | $\mu \mathrm{A}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode | Open-Loop |  | $\begin{array}{r} 15 \\| 1 \\ 1 \\| 1 \end{array}$ |  |  | * |  |  | * |  | $k \Omega \\| p F$ $\mathrm{M} \Omega \\| \mathrm{pF}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{iN}}= \pm 2.5 \mathrm{VDC}, \mathrm{V}_{0}=0 \mathrm{VDC}$ | $\begin{gathered} \pm 3.0 \\ 65 \end{gathered}$ | $\begin{gathered} \pm 3.5 \\ 75 \end{gathered}$ |  | * | * |  | $70$ | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain | $\begin{aligned} & R_{L}=100 \Omega \\ & R_{L}=50 \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 48 \end{aligned}$ | $\begin{aligned} & 60 \\ & 58 \end{aligned}$ |  | * | * |  | $\begin{aligned} & 55 \\ & 53 \end{aligned}$ | * |  | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| FREQUENCY RESPONSE <br> Closed-Loop Bandwidth ( -3 dB ) <br> Gain-Bandwidth <br> Differential Gain <br> Differential Phase <br> Harmonic Distortion <br> Full Power Response <br> Slew Rate <br> Overshoot <br> Settling Time: 0.1\% <br> 0.01\% <br> Phase Margin <br> Rise Time |  |  | 300 100 40 20 200 0.05 0.05 -62 -67 16 40 250 15 13 25 60 2 22 |  |  |  |  |  |  |  | MHz MHz MHz MHz MHz $\%$ Degrees dBc dBc dBc MHz MHz $\mathrm{V} / \mu \mathrm{s}$ $\%$ ns ns Degrees ns ns |
| RATED OUTPUT <br> Voltage Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{gathered} R_{L}=100 \Omega \\ R_{L}=50 \Omega \\ 1 \mathrm{MHz}, \text { Gain }=+1 \mathrm{~V} / \mathrm{N} \\ \text { Gain }=+1 \mathrm{~V} / \mathrm{V} \\ \text { Continuous } \end{gathered}$ | $\begin{aligned} & \pm 3.0 \\ & \pm 2.5 \end{aligned}$ | $\begin{gathered} \pm 3.5 \\ \pm 3.0 \\ 0.015 \\ 20 \\ \pm 150 \end{gathered}$ |  | * | ** |  | * | * |  | V <br> V <br> $\Omega$ <br> pF <br> mA |
| POWER SUPPLY <br> Rated Voltage Derated Performance Current, Quiescent | $\begin{gathered} \pm \mathrm{V}_{\mathrm{cc}} \\ \pm \mathrm{V}_{\mathrm{cc}} \\ \mathrm{I}_{0}=0 \mathrm{mADC} \end{gathered}$ | 4.0 | 5 <br> 21 | $\begin{aligned} & 6.0 \\ & 23 \end{aligned}$ | * |  | * | * |  | * | VDC VDC mA |
| TEMPERATURE RANGE <br> Specification: KP, KU, KG, LG SG <br> Operating: KG, LG, SG KP, KU ```0\| KG, LG, SG KP KU``` | Ambient Temperature <br> Ambient Temperature | 0 $-25$ | $\begin{gathered} 90 \\ 100 \end{gathered}$ | $+70$ $+85$ | $\begin{aligned} & -55 \\ & -55 \end{aligned}$ | 125 | $\begin{aligned} & +125 \\ & +125 \end{aligned}$ | $-55$ | 125 | $*$ +125 | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} N \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

## SPECIFICATIONS (cont)

## ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $V_{c c}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, and $\mathrm{T}_{A}=T_{\text {MN }}$ to $T_{\text {mux }}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA620KP/KU |  |  | OPA620KG/SG |  |  | OPA620LG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE Specification: KP, KU, KG, LG SG | Ambient Temperature | 0 |  | +70 | $-55$ |  | $+125$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| OFFSET VOLTAGE(1) <br> Average Drift <br> Supply Rejection | $\begin{aligned} & T_{\hat{A}}=T_{\text {MIN }} \text { to } T_{\text {Max }} \\ & \pm \hat{V}_{\text {cc }}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ | 45 | $\begin{aligned} & \pm 8 \\ & 60 \end{aligned}$ |  | * | * |  | 50 | * | , | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ dB |
| BIAS CURRENT Input Bias Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | 15 | 40 |  | * | * | , | * | 35 | $\mu \mathrm{A}$ |
| OFFSET CURRENT Input Offset Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | 0.2 | 5 |  | * | * |  | * | * | $\mu \mathrm{A}$ |
| INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{iN}}= \pm 2.5 \mathrm{VDC}, \mathrm{V}_{0}=0 \mathrm{VDC}$ | $\begin{gathered} \pm 2.5 \\ 60 \end{gathered}$ | $\begin{gathered} \pm 3.0 \\ 75 \end{gathered}$ |  | * | * |  | * 65 | * | - | $\begin{gathered} \mathbf{v} \\ d B \end{gathered}$ |
| OPEN LOOP GAIN, DC Open-Loop Voltage Gain | $\begin{aligned} R L & =100 \Omega \\ R L & =50 \Omega \end{aligned}$ | $\begin{aligned} & 46 \\ & 44 \end{aligned}$ | $\begin{array}{r} 60 \\ 58 \end{array}$ |  | * | * |  | $\begin{aligned} & 52 \\ & 50 \end{aligned}$ | * |  | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| RATED OUTPUT Voltage Output | $\begin{aligned} & R_{L}=100 \Omega \\ & R_{L}=50 \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 3.0 \\ & \pm 2.5 \end{aligned}$ | $\begin{aligned} & \pm 3.5 \\ & \pm 3.0 \end{aligned}$ |  | * | * |  | * | * |  | $\begin{aligned} & \mathbf{v} \\ & \mathbf{v} \end{aligned}$ |
| POWER SUPPLY <br> Current, Quiescent | $I_{0}=0 \mathrm{mADC}$ |  | 21 | 25 | - | * | * |  | * | * | mA |

* Same specifications as for KP/KU.

NOTES: (1) Offset Voltage specifications are also guaranteed with units fully warmed up. (2) $\mathrm{dBc}=\mathrm{dB}$ refered to carrier-input signal.

PIN CONFIGURATION (8-PIN DIP)


## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Notes: (3) Packages must be derated based on specified $\theta_{J A}$. Maximum $T_{J}$ must be observed.

## ORDERING INFORMATION

| Basic Model Number |
| :--- | :--- |
| Periormance Grade Code |
| $K, L=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| $\mathrm{S}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Package Code |
| $\mathrm{G}=8$-pin Ceramic DIP |
| $\mathrm{P}=8$-pin Plastic DIP |
| $\mathrm{U}=8$-pin Plastic SOIC |
| Reliability Screening |
| $\mathbf{Q}=\mathbf{Q}$-Screened |

MECHANICAL
G Package- 8-Pin Ceramic DIP


|  | INCHES |  |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN |  | MAX | MIN |  | MAX |
| A | .375 | .405 | 9.53 | 10.28 |  |  |
| B | .245 | .251 | 6.22 | 6.38 |  |  |
| C | .140 | .170 | 3.56 | 4.32 |  |  |
| D | .015 | .021 | 0.38 | 0.53 |  |  |
| F | .045 | .060 | 1.14 | 1.52 |  |  |
| G | .100 BASIC | 2.54 |  | BASIC |  |  |
| H | - | .098 | - | 2.49 |  |  |
| J | .008 | .012 | 0.20 | 0.30 |  |  |
| K | .150 | - | 3.80 | - |  |  |
| L | .290 | .320 | 7.37 | 8.13 |  |  |
| M | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |  |  |
| N | .009 | .060 | 0.23 | 1.52 |  |  |
| R | .125 | .175 | 3.18 | 4.45 |  |  |

NOTE: Leads in true position within 0.01" $(0.25 \mathrm{~mm}) R$ at MMC at seating plane.

## P Package- 8-Pin Plastic DIP



| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | . 355 | . 400 | 9.03 | 10.16 |
| A1 | . 340 | . 385 | 8.65 | 9.80 |
| B | . 230 | . 290 | 5.85 | 7.38 |
| B1 | . 200 | . 250 | 5.09 | 6.36 |
| C | . 120 | . 200 | 3.05 | 5.09 |
| D | . 015 | . 023 | 0.38 | 0.59 |
| F | . 030 | . 070 | 0.76 | 1.78 |
| G | . 100 BASIC |  | 2.54 BASIC |  |
| H | . 025 | . 050 | 0.64 | 1.27 |
| $J$ | . 008 | . 015 | 0.20 | 0.38 |
| K | . 070 | . 150 | 1.78 | 3.82 |
| L | . 300 BASIC |  | 7.63 BASIC |  |
| M | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| N | . 010 | . 030 | 0.25 | 0.76 |
| P | . 025 | . 050 | 0.64 | 1.27 |

NOTE: Leads in true position within 0.01 " $(0.25 \mathrm{~mm}) R$ at MMC at seating plane.

| U Package- 8-PIn SOIC |  |  |  |  |  |  | NOTE: Leads in true position within 0.01" ( 0.25 mm ) R at MMC at seating plane. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DIM | INCHES |  | MILLIMETERS |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
| 1 |  | A | . 185 | . 201 | 4.70 | 5.11 |  |
| , |  | $A_{1}$ | . 178 | . 201 | 4.52 | 5.11 |  |
| $B_{1}$ B |  | B | . 146 | . 162 | 3.71 | 4.11 |  |
| $\pm 1$ |  | B1 | . 130 | . 149 | 3.30 | 3.78 |  |
| $\pi \pi^{2}$ |  | C | . 054 | . 145 | 1.37 | 3.69 |  |
|  |  | D | . 015 | . 019 | 0.38 | 0.48 |  |
| -Pin 1 |  | G | . 050 | SIC | 1.27 | ASIC |  |
|  |  | H | . 018 | . 026 | 0.46 | 0.66 |  |
|  |  | J | . 008 | . 012 | 0.20 | 0.30 |  |
|  |  | L | . 220 | . 252 | 5.59 | 6.40 |  |
| $\bigcirc$ - |  | M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |  |
| 日兩 +1 | $\pm$ - | N | . 000 | . 012 | 0.00 | . 030 |  |



# Wideband Precision OPERATIONAL AMPLIFIER 

## FEATURES

- FAST SETTLING: 10ns (0.1\%)

20ns (0.01\%)

- GAIN-BANDWIDTH: 600MHz
- EXTERNAL COMPENSATION
- LOW OFFSET VOLTAGE: $\pm 100 \mu \mathrm{~V}$
- SLEW RATE: 1000V/ $\mu \mathrm{s}$
- LOW DIFFERENTIAL GAIN/PHASE ERROR
- 8-PIN DIP AND SOIC PACKAGES


## DESCRIPTION

The OPA621 is a precision wideband monolithic operational amplifier featuring very fast settling time, low differential gain and phase error, and high output current drive capability.
The OPA621 is externally compensated. This amplifier has a very low offset, fully symmetrical differential input due to its "classical" operational amplifier circuit architecture. Unlike "current-feedback" am-

## APPLICATIONS

- HIGH-SPEED SIGNAL PROCESSING
- ADC/DAC BUFFER
- ULTRASOUND
- PULSE/RF AMPLIFIERS
- HIGH-RESOLUTION VIDEO
- ACTIVE FILTERS
plifier designs, the OPA621 may be used in all op-amp applications requiring high speed and precision. Low distortion, wide bandwidth, and high linearity make this amplifier suitable for RF and video applications. Short circuit protection is provided by an internal output current-limiting circuit.
The OPA621 is available in plastic, ceramic and SOIC packages. Two temperature ranges are offered: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP Telex: 66-6491 FAX: (602) 889-1510

## SPECIFICATIONS

## ELECTRICAL

At $V_{c c}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{c}}=0 \mathrm{pF}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA621KP/KU |  |  | OPA621KG/SG |  |  | OPA621LG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT NOISE <br> Voltage: $\begin{aligned} & f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1 \mathrm{kHz} \\ & f_{0}=10 \mathrm{kHz} \\ & f_{0}=100 \mathrm{kHz} \\ & f_{0}=1 \mathrm{MHz} \text { to } 100 \mathrm{MHz} \\ & f_{0}=100 \mathrm{~Hz} \text { to } 10 \mathrm{MHz} \end{aligned}$ <br> Current: $\mathrm{f}_{\mathrm{o}}=10 \mathrm{kHz}$ to 100 MHz | $\mathrm{R}_{\mathrm{s}}=0 \Omega$ |  | $\begin{aligned} & 10 \\ & 5.5 \\ & 3.3 \\ & 2.5 \\ & 2.3 \\ & 8.0 \\ & 2.3 \end{aligned}$ |  |  | * |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $n V / \sqrt{H z}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{V}$, rms <br> $\mathrm{PA} / \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage <br> Average Drift <br> Supply Rejection | $\begin{gathered} V_{C M}=0 \mathrm{VDC} \\ T_{A}=T_{M M} \text { to } T_{M \mathrm{MX}} \\ \pm V_{c \mathrm{cC}}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{gathered}$ | 50 | $\begin{gathered} \pm 200 \\ \pm 8 \\ 60 \end{gathered}$ | $\pm 1 \mathrm{mV}$ | * | * | * | 55 | $\pm 100$ | $\pm 500$ | $\underset{\underset{\mu \mathrm{dB}}{\mu \mathrm{~V}} \mathrm{C}}{\underset{\sim}{c}}$ |
| BIAS CURRENT Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 15 | 30 |  | * | * |  | * | 25 | $\mu \mathrm{A}$ |
| OFFSET CURRENT Input Offset Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | 0.2 | 2 |  | * | * |  | * | * | $\mu \mathrm{A}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode | Open-Loop |  | $\begin{array}{r} 15 \\| 1 \\ 1 \\| 1 \end{array}$ |  |  | * |  |  | * |  | $\begin{gathered} \mathrm{k} \Omega \\| \mathrm{pF} \\ \mathrm{M} \Omega \\| \mathrm{pF} \end{gathered}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 2.5 \mathrm{VDC}, \mathrm{V}_{\mathrm{o}}=0 \mathrm{VDC}$ | $\begin{gathered} \pm 3.0 \\ 65 \end{gathered}$ | $\begin{gathered} \pm 3.5 \\ 75 \end{gathered}$ |  | * | * |  | $70$ | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN-LOOP GAIN, DC Open-Loop Voltage Gain | $\begin{aligned} \mathrm{R}_{\mathrm{L}} & =100 \Omega \\ \mathrm{R}_{\mathrm{L}} & =50 \Omega \end{aligned}$ | $\begin{aligned} & 50 \\ & 48 \end{aligned}$ | $\begin{aligned} & 60 \\ & 58 \end{aligned}$ |  | * | * |  | $\begin{aligned} & 55 \\ & 53 \end{aligned}$ | * |  | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| FREQUENCY RESPONSE <br> Closed-Loop Bandwidth ${ }^{(2)}$ (-3dB) <br> Gain-Bandwidth <br> Differential Gain <br> Differential Phase <br> Harmonic Distortion <br> Full Power Response <br> Slew Rate <br> Overshoot <br> Settling Time: 0.1\% <br> 0.01\% <br> Phase Margin <br> Rise Time |  |  | 300 120 60 600 0.08 0.08 -65 -70 150 60 1000 20 10 20 50 1 6 |  |  |  |  |  |  |  | MHz MHz MHz MHz $\%$ Degrees dBc dB dBc MHz MHz $\mathrm{V} / \mu \mathrm{s}$ $\%$ ns ns Degrees ns ns |
| RATED OUTPUT <br> Voltage Output <br> Output Resistance <br> Load Capacitance Stability <br> Short Circuit Current | $\begin{aligned} & R_{L}=100 \Omega \\ & R_{L}=50 \Omega \end{aligned}$ <br> 1 MHz , Open-Loop Gain $=+2 \mathrm{~V} / \mathrm{V}$ Continuous | $\begin{array}{r}  \pm 3.0 \\ \pm 2.5 \end{array}$ | $\begin{gathered} \pm 3.5 \\ \pm 3.0 \\ 0.2 \\ 10 \\ \pm 150 \end{gathered}$ |  | * | * |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY <br> Rated Voltage Derated Performance Current, Quiescent | $\begin{gathered} \pm \mathrm{V}_{\mathrm{cc}} \\ \pm \mathrm{V}_{\mathrm{cc}} \\ \mathrm{I}_{\mathrm{o}}=0 \mathrm{mADC} \end{gathered}$ | 4.0 | 5 25 | $\begin{aligned} & 6.0 \\ & 27 \end{aligned}$ | * |  | * | * |  | * | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE <br> Specification: KP, KU, KG, LG SG <br> Operating: KG, LG, SG KP, KU ```\mp@subsup{0}{\mathrm{ AKG, LG, SG}}{} KP KU``` | Ambient Temperature <br> Ambient Temperature | 0 $-25$ | $\begin{gathered} 90 \\ 100 \end{gathered}$ | $\begin{aligned} & +70 \\ & +85 \end{aligned}$ | $\begin{aligned} & -55 \\ & -55 \end{aligned}$ $125$ |  | $\begin{aligned} & +125 \\ & +125 \end{aligned}$ | $-55$ $125$ |  | $*$ +125 | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} N \\ { }^{\circ} \mathrm{C} N \\ { }^{\circ} \mathrm{C} W \end{gathered}$ |

## SPECIFICATIONS (cont)

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
At $V_{c c}= \pm 5 V D C, R_{L}=100 \Omega, C_{c}=0 p F$, and $T_{A}=T_{\text {MN }}$ to $T_{\text {Max }}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA621KP/KU |  |  | OPA621KG/SG |  |  | OPA621LG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE Specification:KP, KU, KG, LG SG | Ambient Temperature | 0 |  | +70 | $-55$ |  | $+125$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| OFFSET VOLTAGE ${ }^{(1)}$ ., verage Drift Supply Rejection | $\begin{aligned} & T_{A}=T_{M M N} \text { to } T_{M A X} \\ & \pm V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ | 45 | $\begin{aligned} & \pm 8 \\ & 60 \end{aligned}$ |  | * | * |  | 50 | * |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ dB |
| BIAS CURRENT Input Bias Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | 15 | 40 |  | * | * |  | * | 35 | $\mu \mathrm{A}$ |
| OFFSET CURRENT Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 0.2 | 5 |  | * | * |  | * | * | $\mu \mathrm{A}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 2.5 \mathrm{VDC}, \mathrm{V}_{\mathrm{o}}=0 \mathrm{VDC}$ | $\begin{gathered} \pm 2.5 \\ 60 \end{gathered}$ | $\begin{gathered} \pm 3.0 \\ 75 \end{gathered}$ |  | * | * |  | * 65 | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN LOOP GAIN, DC Open-Loop Voltage Gain | $\begin{aligned} \mathrm{RL} & =100 \Omega \\ \mathrm{RL} & =50 \Omega \end{aligned}$ | $\begin{aligned} & 46 \\ & 44 \end{aligned}$ | $\begin{aligned} & 60 \\ & 58 \end{aligned}$ |  | * | * |  | $\begin{aligned} & 52 \\ & 50 \end{aligned}$ | * |  | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| RATED OUTPUT Voltage Output | $\begin{aligned} & R_{L}=100 \Omega \\ & R_{L}=50 \Omega \end{aligned}$ | $\begin{aligned} & \pm 3.0 \\ & \pm 2.5 \end{aligned}$ | $\begin{aligned} & \pm 3.5 \\ & \pm 3.0 \end{aligned}$ |  | * | * |  | * | * |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| POWER SUPPLY <br> Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ |  | 25 | 30 |  | * | * |  | * | * | mA |

* Same specifications as for KP/KU

NOTES: (1) Offset Voltage specifications are also guaranteed with units fully warmed up. (2) $G=+2 V / V$, (or $G=-1 V N$ ), is minimum stable closed-loop gain without external compensation. (3) $\mathrm{dBc}=\mathrm{dB}$ refered to carrier-input signal.

PIN CONFIGURATION (8-PIN DIP)


## ABSOLUTE MAXIMUM RATINGS

|  <br> NOTES: (1) Packages must be derated based on specified $\theta_{J A}$. Maximum T |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

ORDERING INFORMATION

|  |  |  |
| :--- | :--- | :--- |
| Basic Model Number Code |  |  |
| Performance Grade Code |  |  |
| $K, L=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  |
| $\mathrm{S}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| Package Code + |  |  |
| $\mathrm{G}=8$-Pin Ceramic DIP |  |  |
| $\mathrm{P}=8$-Pin Plastic DIP |  |  |
| $U=8$-Pin Plastic SOIC |  |  |
| Reliability Screening |  |  |
| $Q=Q$ Q-Screened |  |  |

MECHANICAL


| U Package－8－Pin SOIC |  |  |  |  |  |  | NOTE：Leads in true position within 0.01 ＂ （ 0.25 mm ）R at MMC at seating plane． |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | DIM | INCHES |  | MILLIMETERS |  |  |
|  |  |  | MIN | MAX | MIN | MAX |  |
|  |  | A | ． 185 | ． 201 | 4.70 | 5.11 |  |
|  |  | $\mathrm{A}_{1}$ | ． 178 | ． 201 | 4.52 | 5.11 |  |
|  |  | B | ． 146 | ． 162 | 3.71 | 4.11 |  |
|  |  | $\mathrm{B}_{1}$ | ． 130 | ． 149 | 3.30 | 3.78 |  |
|  |  | C | ． 054 | ． 145 | 1.37 | 3.69 |  |
| 10 |  | D | ． 015 | ． 019 | 0.38 | 0.48 |  |
| Pin 1 |  | G | ． 050 | ASIC | 1.27 | SIC |  |
|  |  | H | ． 018 | ． 026 | 0.46 | 0.66 |  |
|  |  | J | ． 008 | ． 012 | 0.20 | 0.30 |  |
|  |  | L | ． 220 | ． 252 | 5.59 | 6.40 |  |
| $\square \square$ | $\square$ | M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |  |
| 团日兵 | $\pm \sqrt{\sim}$ | N | ． 000 | ． 012 | 0.00 | ． 030 |  |

## Precision High-Speed Difet ${ }^{\circledR}$ OPERATIONAL AMPLIFIER

## FEATURES

- VERY LOW NOISE: $5.4 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 10 kHz
- FAST SETTLING TIME: 600ns to 0.01\%
- LOW $V_{0 s}: 100 \mu \mathrm{~V}$ max
- LOW DRIFT: $0.8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max
- LOW I ${ }_{B}$ : 20pA max
- UNITY-GAIN STABLE


## DESCRIPTION

The OPA627 Difet operational amplifier provides a new level of performance in a precision FET op amp. When compared to the popular OPA111 op amp, the OPA627 has lower noise voltage, offset voltage and drift, and much higher speed. It is useful in a wide range of precision and low noise analog circuitry.
The OPA627 is fabricated on a proprietary high-speed, dielectrically-isolated complementary $\mathrm{npn} / \mathrm{pnp}$ process. Laser-trimmed input circuitry yields excellent DC performance. High-frequency complementary transistors increase circuit bandwidth, attaining speeds previ-

## APPLICATIONS <br> - FAST DATA ACQUISITION <br> - DAC OUTPUT AMPLIFIER <br> - OPTOELECTRONICS <br> - SONAR, ULTRASOUND <br> - HIGH-IMPEDANCE SENSOR AMPS <br> - HIGH-PERFORMANCE AUDIO CIRCUITRY

ously not possible with precision FET op amps. The OPA627 is unity-gain stable.
Difet construction achieves extremely low input bias currents without compromising input voltage noise performance. Low input bias current is maintained over a wide input common-mode voltage range with unique cascode circuitry.
The OPA627 is available in Plastic DIP and Metal TO99 packages. Industrial and Military temperature range gradeouts are available.

Difet Burr-Brown Corp.


International Alrport Industrial Park . Malling Address: PO Box 11400 . Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP . Telex: 66-6491 . FAX: (602) 889-1510

SPECIFICATIONS
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{s}= \pm 15 \mathrm{~V}$ unless otherwise noted.

|  |  | OPA627BM |  |  | OPA627AM/AP/SM |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | CONDITION | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> Over Specified Temperature <br> Average Drift <br> Power Supply Rejection | $V_{s}= \pm 4.5$ to $\pm 18 \mathrm{~V}$ | 106 | $\begin{gathered} 40 \\ 70 \\ 0.5 \end{gathered}$ | $\begin{aligned} & 100 \\ & 180 \\ & 0.8 \end{aligned}$ | 100 | $\begin{aligned} & 130 \\ & 230 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 250 \\ & 450 \\ & 2.0 \end{aligned}$ | $\mu \mathrm{V}$ <br> $\mu \mathrm{V}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> dB |
| INPUT BIAS CURRENT <br> Input Bias Current <br> Over Specified Temperature SM Grade Input Offset Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=\mathrm{V} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \end{aligned}$ |  | 8 <br> 8 | $\begin{aligned} & 20 \\ & 1.6 \\ & 20 \end{aligned}$ |  | 20 <br> 20 | $\begin{aligned} & 50 \\ & 3.2 \\ & 50 \\ & 50 \end{aligned}$ | pA <br> nA <br> nA <br> pA |
| NOISE <br> Input Voltage Noise <br> Noise Density, $\begin{aligned} & f=10 \mathrm{~Hz} \\ & f=100 \mathrm{~Hz} \\ & f=1 \mathrm{kHz} \\ & f=10 \mathrm{kHz} \end{aligned}$ <br> Voltage Noise, $\mathrm{BW}=0.1$ to 10 Hz Input Current Noise <br> Noise Density, $\mathrm{f}=1 \mathrm{kHz}$ <br> Current Noise, BW $=0.1$ to 10 Hz | , |  | $\begin{aligned} & 30 \\ & 11 \\ & 5.2 \\ & 4.8 \\ & 1.2 \\ & \\ & 1.6 \\ & 30 \end{aligned}$ | $\begin{aligned} & 60 \\ & 30 \\ & 5.8 \\ & 5.4 \\ & 2.5 \\ & 2.5 \\ & 60 \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 15 \\ & 5.6 \\ & 5.2 \\ & 1.6 \\ & \\ & 2.5 \\ & 48 \end{aligned}$ | $\begin{aligned} & 80 \\ & 40 \\ & 6.8 \\ & 6.2 \\ & 3.3 \\ & 4.0 \\ & 90 \end{aligned}$ | $\mathrm{nV} / \mathrm{NHz}$ $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \vee p-\bar{p}$ <br> fA $\sqrt{ } \mathrm{Hz}$ <br> fAp- $\bar{p}$ |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13} \\| 2 \\ & 10^{14} \\| 6 \end{aligned}$ |  |  | * |  | $\mathrm{G} \Omega \\| \mathrm{pF}$ $\mathrm{G} \Omega \\| \mathrm{pF}$ |
| INPUT VOLTAGE RANGE Common-mode Input Range Over Specified Temperature Common-mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | $\begin{gathered} \pm 11 \\ \pm 10.5 \\ 106 \end{gathered}$ | $\begin{gathered} \pm 11.5 \\ \pm 11 \end{gathered}$ |  | $100$ | * |  | V V <br> dB |
| OPEN-LOOP GAIN Open-loop Voltage Gain Over Specified Temperature | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 110 \\ & 104 \end{aligned}$ | $\begin{aligned} & 115 \\ & 106 \end{aligned}$ |  | $\begin{gathered} 104 \\ 98 \end{gathered}$ | $\begin{aligned} & 115 \\ & 106 \end{aligned}$ |  | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| FREQUENCY RESPONSE <br> Slew Rate <br> Settling Time, $0.01 \%$ $0.1 \%$ <br> Gain-Bandwidth Product <br> Total Harmonic Distortion | $\begin{aligned} G & =-1 \\ G & =-1 \\ G & =-1 \\ G & =100 \\ G=+10, f & =1 \mathrm{kHz} \end{aligned}$ | 45 | $\begin{gathered} 55 \\ 500 \\ 400 \\ 16 \end{gathered}$ | 600 | 40 | 50 600 $*$ | 750 | $\mathrm{V} / \mathrm{H}_{\mathrm{s}}$ <br> ns <br> ns <br> MHz <br> \% |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Current |  | $\pm 4.5$ | $\begin{aligned} & \pm 15 \\ & \pm 6.5 \end{aligned}$ | $\begin{gathered} \pm 18 \\ \pm 8 \end{gathered}$ |  |  |  | $\begin{aligned} & V \\ & \mathrm{~V} \\ & \mathrm{~mA} \end{aligned}$ |
| OUTPUT <br> Voltage Output <br> Over Specified Temperature <br> Current Output <br> Short Circuit Current <br> Output Resistance, Open-loop <br> Load Capacitance | $\begin{gathered} R_{L}=1 \mathrm{k} \Omega \\ 1 \mathrm{MHz} \end{gathered}$ | $\begin{aligned} & \pm 12 \\ & \pm 11 \\ & \pm 35 \\ & \\ & 300 \end{aligned}$ | $\begin{gathered} \pm 13 \\ \pm 12.5 \\ \pm 30 \\ \pm 55 \\ \\ 500 \end{gathered}$ | $\pm 85$ |  |  | * | V <br> V <br> mA <br> mA <br> $\Omega$ <br> pF |
| TEMPERATURE RANGE <br> Specification <br> AP, AM, BM <br> SM <br> Storage <br> AP <br> AM, BM, SM |  | $\begin{aligned} & -25 \\ & -55 \\ & -40 \\ & -60 \end{aligned}$ |  | $\begin{aligned} & +85 \\ & +125 \\ & \\ & +125 \\ & +150 \end{aligned}$ |  |  |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |



# High Speed BUFFER AMPLIFIER 

## FEATURES

- WIDE BANDWIDTH: 275MHz
- HIGH SLEW RATE: 2500V $/ \mu \mathrm{s}$
- HIGH OUTPUT CURRENT: 100mA
- LOW OFFSET VOLTAGE: $1.5 m V$
- REPLACES HA-5033
- IMPROVED PERFORMANCE/PRICE: LHOO33, LTC1010, HOS200


## DESCRIPTION

The OPA633 is a monolithic unity-gain buffer amplifier featuring very wide bandwidth and high slew rate. A dielectric isolation process incorporating both NPN and PNP high frequency transistors achieves performance unattainable with conventional integrated circuit technology. Laser trimming provides low input offset voltage.
High output current capability allows the OPA633 to drive $50 \Omega$ and $75 \Omega$ lines, making it ideal for RF , IF and video applications. Low phase shift allows the OPA633 to be used inside amplifier feedback loops thus bringing high current output and ability to drive capacitive loads to many circuit applications.
The OPA633 is available in the 12 -pin TO-8 hermetic metal package with $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges and a low cost plastic DIP package specified for operation from $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$.

## APPLICATIONS

- op amp current booster
- VIDEO BUFFER
- LINE DRIVER
- A/D CONVERTER INPUT BUFFER



## SPECIFICATIONS

ELECTRICAL
At $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ unless otherwise noted

| PARAMETER | CONDITIONS | OPA633AH |  |  | OPA633SH |  |  | OPA633KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| FREQUENCY RESPONSE |  |  |  |  |  |  |  |  |  |  |  |
| Small Signal Bandwidth <br> Full Power Bandwidth <br> Slew Rate <br> Rise Time, 10\% to $90 \%$ <br> Propagation Delay <br> Overshoot <br> Settling Time, 0 1\% <br> Differential Phase Error ${ }^{\text {(1) }}$ <br> Differential Gain Error ${ }^{(1)}$ <br> Total Harmonic Distortion | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=1 \mathrm{Vrms}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}=500 \mathrm{mV} \end{aligned}$ $\begin{aligned} & V_{O}=1 \mathrm{Vrms}, R_{\mathrm{L}}=1 \mathrm{k} \Omega, f=100 \mathrm{kHz} \\ & V_{\mathrm{O}}=1 \mathrm{Vrms}, R_{\mathrm{L}}=100 \Omega, f=100 \mathrm{kHz} \end{aligned}$ | 1000 | $\begin{gathered} 275 \\ 65 \\ 2500 \\ 25 \\ 1 \\ 10 \\ 50 \\ 01 \\ 01 \\ 0005 \\ 002 \end{gathered}$ |  | * |  |  | * | $\begin{gathered} 260 \\ 40 \\ * \\ * \\ * \\ * \\ * \\ * \\ * \\ * \end{gathered}$ |  | MHz MHz $\mathrm{V} / \mu \mathrm{s}$ ns ns $\%$ ns Degrees $\%$ $\%$ $\%$ |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |  |
| Voltage <br> Current <br> Resistance | $\begin{aligned} & T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ & R_{L}=1 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | $\pm 80$ $\pm 11$ $\pm 80$ | $\begin{gathered} \pm 10 \\ \pm 13 \\ \pm 100 \\ 5 \end{gathered}$ |  | * | * ${ }_{*}$ |  | * | * |  | $\begin{gathered} V \\ V \\ m A \\ \Omega \end{gathered}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |  |
| Gain | $\begin{aligned} & R_{L}=1 \mathrm{k} \Omega \\ & T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{aligned}$ | $\begin{aligned} & 093 \\ & 092 \end{aligned}$ | $\begin{aligned} & 095 \\ & 099 \\ & 095 \end{aligned}$ |  | * | * |  | * | * |  | V/V <br> V/V V/V |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |
| Offset Voltage <br> vs Temperature vs Supply Bias Current <br> Noise Voltage Resistance Capacitance | $\begin{aligned} & T_{A}=+25^{\circ} \mathrm{C} \\ & T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ & T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ & T_{A}=+25^{\circ} \mathrm{C} \\ & T_{A}=T_{\text {MIN }} \text { to } T_{\text {max }} \\ & 10 H z \text { to } 1 \mathrm{MHZ} \end{aligned}$ | 54 | $\begin{gathered} \pm 15 \\ \pm 5 \\ \pm 33 \\ 72 \\ \pm 15 \\ \pm 20 \\ 20 \\ 15 \\ 16 \end{gathered}$ | $\begin{aligned} & \pm 15 \\ & \pm 25 \\ & \\ & \pm 35 \\ & \pm 50 \end{aligned}$ | * | $*$ $*$ $*$ $*$ $*$ $*$ $*$ $*$ $*$ | * | * | $\pm 5$ $\pm 6$ $*$ $*$ $*$ $*$ $*$ $*$ $*$ $*$ |  | $\begin{gathered} \mathrm{mV} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mu \mathrm{Vp-p} \\ \mathrm{M} \Omega \\ \mathrm{pF} \\ \hline \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Rated Supply Voltage Operatıng Supply Voltage Current, Quiescent | Specified performance Derated performance $\begin{aligned} & I_{0}=0 \\ & I_{0}=0, T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{aligned}$ | $\pm 5$ | $\pm 12$ <br>  <br> 21 <br> 21 | $\pm 16$ 25 30 | * | * | * | * | * | * | $\begin{gathered} V \\ V \\ m A \\ m A \end{gathered}$ |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specificatıon, Ambient Operatıng, Ambient $\theta$ Junction, Ambient ${ }^{(2)}$ <br> $\theta$ Junction, Case ${ }^{(2)}$ |  | $\begin{aligned} & -25 \\ & -55 \end{aligned}$ | $\begin{aligned} & 99 \\ & 31 \end{aligned}$ | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\stackrel{-55}{*}$ | * | $\underset{*}{+125}$ | 0 -25 | $\begin{aligned} & 90 \\ & 27 \end{aligned}$ | $\begin{aligned} & +75 \\ & +85 \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

* Specification same as OPA633AH

NOTES (1) Differential phase error in video transmission systems is the change in phase of a color subcarrier resulting from a change in picture signal from blanked to white Differential gain error is the change in amplitude at the color subcarrier frequency resulting from a change in picture signal from blanked to white (2) Recommended heat sinks for the TO-8 package are Thermalloy 2204 A with $\theta_{S A}=27^{\circ} \mathrm{C} / \mathrm{W}$ and IERC Up TO-8-48CB, $\theta_{S A}=10^{\circ} \mathrm{C} / \mathrm{W}$

## CONNECTION DIAGRAMS



## ABSOLUTE MAXIMUM RATINGS



## ORDERING INFORMATION

| Model | Package | Temperature Range | Full Power Bandwidth (MHz) |
| :---: | :---: | :---: | :---: |
| OPA633AH OPA633SH OPA633KP | Ceramic Ceramic Plastic | $\begin{gathered} -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & 65 \\ & 65 \\ & 40 \end{aligned}$ |
| BURN-IN SCREENING OPTION |  |  |  |
| Model | Package | Temperature Range | $\begin{gathered} \text { Burn-In } \\ \text { Temp. }(160 h)^{(1)} \end{gathered}$ |
| $\begin{aligned} & \text { OPA633AH-BI } \\ & \text { OPA633SH-BI } \\ & \text { OPA633KP-BI } \end{aligned}$ | Ceramic Ceramic Plastic | $\begin{gathered} -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & +125^{\circ} \mathrm{C} \\ & +125^{\circ} \mathrm{C} \\ & +85^{\circ} \mathrm{C} \end{aligned}$ |

NOTE. (1) Or equivalent combination of time and temperature.
MECHANICAL
то-8

NOTE Leads in true position within $0010^{\prime \prime}$ ( 025 mm ) R at MMC at seating plane

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 593 | 603 | 1506 | 1532 |
| B | 547 | 553 | 1389 | 1405 |
| C | 130 | 150 | 330 | 381 |
| D | 016 | 019 | 041 | 048 |
| E | 010 | 040 | 025 | 102 |
| H | 026 | 036 | 066 | 091 |
| J | 026 | 036 | 066 | 091 |
| K | 500 | 562 | 1270 | 1427 |
| M | $45^{\circ}$ BASIC | $45^{\circ}$ BASIC |  |  |
| N | 100 BASIC |  |  | 254 BASIC |


| "P" Package, 8-Pin Plastic | NOTE Leads in true position within 0 01" ( 025 mm ) R at MMC at seatıng plane |  | DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX | MIN | MAX |
|  |  |  | A | 355 | 400 | 903 | 1016 |
|  |  |  | $A_{1}$ | 340 | 385 | 865 | 9.80 |
|  | $\rightarrow F$ |  | B | 230 | 290 | 585 | 738 |
|  |  |  | $B_{1}$ | 200 | 250 | 509 | 636 |
|  | $\mathrm{F}^{-} \mathrm{P}$ |  | C | 120 | 200 | 305 | 509 |
|  | $\square \square \square$ |  | D | 015 | 023 | 038 | 059 |
|  |  |  | F | 030 | 070 | 076 | 178 |
|  | 710 |  | G | 100 | SIC | 254 | ASIC |
|  | , K L |  | H | 025 | 050 | 064 | 127 |
|  | 4 H |  | J | 008 | 015 | 020 | 038 |
|  |  |  | K | 070 | 150 | 178 | 382 |
|  | $\rightarrow-\mathrm{D}$ Seating |  | L | 300 | ASIC | 763 | ASIC |
|  |  |  | M | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
|  |  |  | N | 010 | 030 | 025 | 076 |
|  |  |  | P | 025 | 050 | 064 | 127 |

## TYPICAL PERFORMANCE CURVES



SMALL SIGNAL BANDWIDTH VS TEMPERATURE


## TYPICAL PERFORMANCE CURVES (CONT)





## TYPICAL PERFORMANCE CURVES (CONT)



OUTPUT VOLTAGE SWING VS LOAD RESISTANCE




INPUT BIAS CURRENT VS TEMPERATURE




OFFSET VOLTAGE VS TEMPERATURE


## TYPICAL PERFORMANCE CURVES (CONT)



## INSTALLATION AND OPERATION

## CIRCUIT LAYOUT

As with any high frequenc; :it cuitry, good circuit layout technique must be used to achieve optimum performance. A circuit-board layout is provided which demonstrates the principles of good layout. Most of the applications circuits shown can be evaluated using this circuit board.
Pinout of the TO-8 package version has been designed for maximum compatibility with other buffer amplifiers. Pins 1 and 12 are internally connected to $+V_{s}$. Pins 9 and 10 are internally connected to $-\mathrm{V}_{\mathrm{s}}$. This allows the OPA633 to be used in applications presently using the LH0033 buffer amplifier. Only one of the power supply connections for $+V_{s}$ and $-V_{s}$ must be connected for proper operation.
Power supply connections must be bypassed with high frequency capacitors. Many applications benefit from the use of two capacitors on each power supply-a ceramic capacitor for good high frequency decoupling and a tantalum type for lower frequencies. They should be located as close as possible to the buffer's power supply pins. A large ground plane is used to minimize high frequency ground drops and stray coupling.
The case of the TO-8 package is connected to pin 2, which should be grounded. Pin 6 of the DIP package connects to the substrate of the integrated circuit and should be connected to ground. In principle it could also be connected to $+V_{S}$ or $-V_{S}$, but ground is preferable. The additional lead length and capacitance associated with sockets may present problems in applications requiring the highest fidelity of high speed pulses.
Depending on the nature of the input source impedance, a series input resistor may be required for best stability. This behavior is influenced somewhat by the load impedance (including any reactive effects). A value of $50 \Omega$ to $200 \Omega$ is typical. This resistor should be located close to the OPA633's input pin to avoid stray capacitance at the

input which could reduce bandwidth (see Gain and Phase Versus Frequency curve).

## OVERLOAD CONDITIONS

The input and output circuitry of the OPA633 are not protected from overload. When the input signal and load characteristics are within the device's capabilities, no protection circuitry is required. Exceeding device limits can result in permanent damage.

The OPA633's small package and high output current capability can lead to overheating. The internal junction temperature should not be allowed to exceed $150^{\circ} \mathrm{C}$. Although failure is unlikely to occur until junction temperature exceeds $200^{\circ} \mathrm{C}$, reliability of the part will be degraded significantly at such high temperatures. External heat sinks can be used to reduce the temperature rise. Since significant heat transfer takes place through the package leads, wide printed circuit traces to all leads will improve heat sinking. Sockets can reduce heat sinking significantly and thus are not recommended.
Junction temperature rise is proportional to internal power dissipation. This can be reduced by using the minimum supply voltage necessary to produce the required output voltage swing. For instance, IV video signals can be easily handled with $\pm 5 \mathrm{~V}$ power supplies thus minimizing the internal power dissipation.
Output overloads or short circuits can result in permanent damage by causing excessive output current. The $50 \Omega$ or $75 \Omega$ series output resistor used to match line impedance will, in most cases, provide adequate protection. When this resistor is not used, the device can be protected by limiting the power supply current. See "Protection Circuits."

Excessive input levels at high frequency can cause increased internal dissipation and permanent damage. See the safe input voltage versus frequency curves. When used to buffer an op amp's output, the input to the OPA633 is limited, in most cases, by the op amp. When high frequency inputs can exceed safe levels, the device must be protected by limiting the power supply current.

## PROTECTION CIRCUITS

The OPA633 can be protected from damage, due to excessive currents, by the simple addition of resistors in series with the power supply pins (Figure 5a). While this limits output current, it also limits voltage swing with low impedance loads. This reduction in voltage swing is minımal for AC or high crest factor signals since only the average current from the power supply causes a voltage drop across the series resistor. Short duration loadcurrent peaks are supplied by the bypass capacitors.
The circuit of Figure 5 b overcomes the limitations of the previous circuit with DC loads. It allows nearly full output voltage swing up to its current limit of approximately 140 mA . Both circuits require good high frequency capacitors (e.g., tantalum) to bypass the buffer's power supply connections.

## CAPACITIVE LOADS

The OPA633 is designed to safely drive capacitive loads up to $0.01 \mu \mathrm{~F}$. It must be understood, however, that rapidly changing voltages demand large output load currents:

$$
\mathrm{I}_{\mathrm{LOAD}}=\left(\mathrm{C}_{\mathrm{LOAD}}\right) \mathrm{dV} / \mathrm{dt}
$$

Thus a signal slew rate of $1000 \mathrm{~V} / \mu$ s and load capacitance of $0.01 \mu \mathrm{~F}$ demands a load current of 10 A . Clearly maximum slew rates cannot be combined with large capacitive loads. Load current should be kept less than 100 mA continuous ( 200 mA peak) by limiting the rate of change of the input signal or reducing the load capacitance.

## USE INSIDE A FEEDBACK LOOP

The OPA633 may be used inside the feedback path of an op amp such as the OPA606. Higher output current is achieved without degradation in accuracy. This approach may actually improve performance in precision applications by removing load-dependent dissipation from a precision op amp. All vestiges of load-dependent offset voltage and temperature drift can be eliminated with this technique. Since the buffer is placed within the feedback loop of the op amp, its DC errors will have a negligible effect on overall accuracy. Any DC errors contributed by the buffer are divided by the loop gain of the op amp.
The low phase shift of the OPA633 allows its use inside the feedback loop of a wide variety of op amps. To assure stability, the buffer must not add significant phase shift to the loop at the gain crossing frequency of the circuit--the frequency at which the open loop gain of the op amp is equal to the closed loop gain of the application. The OPA633 has a typical phase shift of less than $10^{\circ}$ up to 70 MHz , thus making it useful even with wideband op amps.

## BURN-IN SCREENING

Burn-in screening is an option available for the models indicated in the Ordering Information table. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

APPLICATIONS CIRCUITS


FIGURE 1. Coaxial Cable Driver Circuit.


FIGURE 2. Dynamic Response Test Circuit.


FIGURE 3. Precision High Current Buffer.


FIGURE 4. Buffered Inverting Amplifier.


FIGURE 5. Output Protection Circuits.


FIGURE 6. Prototype Circuit Board Layout.


# Wideband Switched-Input OPERATIONAL AMPLIFIER 

## FEATURES

- FAST SETTLING: 9ns (1\%)
- WIDE BANDWIDTH: $185 \mathrm{MHz}\left(\mathrm{A}_{\mathrm{v}}=10\right)$
- LOW OFFSET VOLTAGE: $\pm 250 \mu \mathrm{~V}$
- TWO LOGIC SELECTABLE INPUTS
- FAST INPUT SWITCHING: 6ns (TTL)
- 16-PIN DIP PACKAGE


## DESCRIPTION

The OPA675 and OPA676 are wideband monolithic operational amplifiers with two independent differential inputs. Either input can be selected by an external logic signal. The OPA675 is compatible with differential ECL logic while the OPA676 is TTL compatible. Both amplifiers are externally compensated and feature very fast input selection speed: $\mathrm{ECL}=4 \mathrm{~ns}$, $\mathrm{TTL}=6 \mathrm{~ns}$. This amplifier features fully symmetrical differential inputs due to its "classical" operational amplifier circuit architecture. Unlike "current-feed-

## APPLICATIONS

## - PROGRAMMABLE-GAIN AMPLIFIER <br> - FAST 2-INPUT MULTIPLEXER <br> - SYNCHRONOUS DEMODULATOR <br> - PULSE/RF AMPLIFIERS <br> - VIDEO AMPLIFIERS <br> - ACTIVE FILTERS

back" amplifier designs, the OPA675/676 may be used in all op-amp applications requiring high speed and precision.
Low distortion and crosstalk make these amplifiers suitable for RF and video applications.
The OPA675 and OPA676 are available in KG $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ ) and $\mathrm{SG}\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ grades. All grades are packaged in a $16-$ pin DIP.


[^4]
## SPECIFICATIONS

ELECTRICAL
At $\mathrm{V}_{\mathrm{cc}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=150 \Omega$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | JG |  |  | SG |  |  | KG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT NOISE ${ }^{(1)}$ <br> Voltage: <br> Current: $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1 \mathrm{kHz} \\ & f_{0}=10 \mathrm{kHz} \\ & f_{0}=100 \mathrm{kHz} \\ & f_{\mathrm{a}}=10 \mathrm{~Hz} \text { to } 10 \mathrm{MHz} \\ & f_{0}=10 \mathrm{~Hz} \text { to } 1 \mathrm{MHz} \end{aligned}$ | $\mathrm{R}_{\mathrm{s}}=0 \Omega$ |  | $\begin{aligned} & 27 \\ & 10 \\ & 3.8 \\ & 2.6 \\ & 2.4 \\ & 7.9 \\ & 2.7 \end{aligned}$ |  |  | * |  |  |  |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{Vrms}$ <br> $\mathrm{pA} \sqrt{\mathrm{Hz}}$ |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage <br> Average Drift <br> Supply Rejection | $\begin{gathered} V_{C M}=O V D C \\ T_{A}=T_{M N} \text { to } T_{M M X} \\ \pm V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{gathered}$ | 65 | $\begin{gathered} \pm 500 \\ \pm 3 \\ 86 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 2 m V \\ \pm 10 \end{gathered}$ | * | * | * | 70 | $\begin{gathered} \pm 250 \\ \pm 1 \end{gathered}$ | $\begin{gathered} \pm 1 m V \\ \pm 5 \end{gathered}$ | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT" ${ }^{14}$ Input Bias Current | $\mathrm{V}_{\mathrm{cm}}=\mathrm{OVDC}$ |  | 23 | 35 |  | * | * |  | * | 30 | $\mu \mathrm{A}$ |
| OFFSET CURRENT" Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | 0.8 | 5 |  | * | * | . | * | * | $\mu \mathrm{A}$ |
| INPUT IMPEDANCE ${ }^{(1)}$ <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{4} \\| 2 \\ & 10^{5} \\| 5 \end{aligned}$ |  | , | * |  |  | * |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| INPUT VOLTAGE RANGE(') <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\text {IN }}= \pm 0.5 \mathrm{VDC}$ | $\begin{gathered} \pm 2.1 \\ 75 \end{gathered}$ | $\begin{gathered} \pm 2.5 \\ 100 \end{gathered}$ |  | * | * |  | * 8 | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN LOOP GAIN, DC( ${ }^{(1)}$ Open-Loop Voltage Gain |  | 65 | 70 |  | * | * |  | * | * |  | dB |
| FREQUENCY RESPONSE Closed-Loop Bandwidth <br> Crosstalk <br> Harmonic Distortion: 10MHz <br> Full Power Response <br> Slew Rate <br> Settling Time: 1\% <br> 0.1\% <br> 0.01\% | $\begin{gathered} \text { Gain }=+2 \mathrm{~V} / \mathrm{N} \\ \text { Gain }=+5 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+10 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+50 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+10 \mathrm{~V} / \mathrm{V}, f=100 \mathrm{kHz} \\ f=1 \mathrm{MHz} \\ f=10 \mathrm{MHz} \\ f=100 \mathrm{MHz} \\ \text { G }=+10 \mathrm{~V} / \mathrm{N}, \mathrm{R}_{\mathrm{L}}=50 \Omega, V_{0}=0.5 \mathrm{Vp}-\mathrm{p} \\ \text { second harmonic } \\ \text { third harmonic } \\ \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{Vp}-\mathrm{p}, \text { Gain }=+16 \mathrm{~V} / \mathrm{V} \\ \text { Gain }=+16 \mathrm{~V} / \mathrm{V} \\ \\ \text { Gain }=+16 \mathrm{VN} \\ 0.625 \mathrm{~V} \text { step } \end{gathered}$ | $\begin{gathered} 25 \\ 200 \end{gathered}$ | 100 145 185 60 -100 -80 -68 -35 -61 -73 44 350 9 15 25 |  | * |  |  | $\begin{gathered} 30 \\ 240 \end{gathered}$ |  |  | MHz <br> MHz <br> MHz <br> MHz <br> $\mathrm{dBC}^{(2)}$ <br> dBC <br> dBC <br> dBC <br> dBC <br> dBC <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> ns <br> ns <br> ns |
| INPUT SELECTION ${ }^{(2)}$ <br> Transition Time $50 \%$ in to $50 \%$ Out | $\begin{aligned} & \text { ECL: OPA675 } \\ & \text { TTL: OPA676 } \end{aligned}$ |  | 4 6 | 1 |  | * |  |  | * |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| DIGITAL INPUT <br> TTL Logic Levels: $\mathrm{V}_{\mathrm{IL}}$ <br> $V_{1+}$ <br> In <br> ECL Logic Levels: <br> $V_{\text {LI }}$ <br> $I_{M}$ $I_{M}$ | Logic "LO", $I_{L}=-6.4 \mathrm{~mA}$ <br> Logic "HI", $I_{\mathbb{H}}=160 \mu \mathrm{~A}$ <br> Logic "LO", $\mathrm{V}_{\mathrm{u}}=+0.8 \mathrm{~V}$ <br> Logic "HI", $\mathrm{V}_{\mathrm{H}}=+2.8 \mathrm{~V}$ <br> Logic "LO" <br> Logic "Hl" <br> Logic "LO", $\mathrm{V}_{\mathrm{LL}}=-1.6 \mathrm{~V}$ <br> Logic "HI", $\mathrm{V}_{\mathbb{I}}=-1.0 \mathrm{~V}$ | $\left[\begin{array}{c} 0 \\ +2.0 \\ \\ -1.15 \\ -1.81 \end{array}\right.$ | $\begin{gathered} -0.05 \\ 1 \\ \\ 0.05 \\ 50 \end{gathered}$ | $\begin{gathered} +0.8 \\ +5 \\ -0.2 \\ 20 \\ -0.88 \\ -1.475 \end{gathered}$ | * |  | * ${ }_{\text {* }}$ | * | * | * | V <br> V <br> mA <br> $\mu \mathrm{A}$ <br> V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| RATED OUTPUT <br> Voltage Output <br> Current Output Output Resistance Load Capacitance Stability Short Circuit Current | $\begin{aligned} & R_{L}=150 \Omega \\ & R_{L}=50 \Omega \end{aligned}$ <br> 1 MHz , Open Loop, $\mathrm{C}_{\mathrm{c}}=5 \mathrm{pF}$ $\text { Gain }=+2 \mathrm{~V} / \mathrm{N}$ Momentary | $\begin{gathered} \pm 2.1 \\ +1.25 \\ -0.95 \\ \\ \pm 30 \end{gathered}$ | $\begin{gathered} \pm 2.6 \\ +1.8 \\ -1.1 \\ \pm 30 \\ 5 \\ 50 \\ \pm 50 \end{gathered}$ |  |  |  |  | $-1.0$ $\pm 30$ | * |  | V <br> V <br> V <br> mA <br> $\Omega$ <br> pF <br> mA |

[^5]
## SPECIFICATIONS (Cont)

## ELECTRICAL

At $V_{c c}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=150 \Omega$, and $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | JG |  |  | SG |  |  | KG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY <br> Rated Voltage Derated Performance Current, Quiescent | $\begin{gathered} \pm V_{c c} \\ \pm V_{c c} \\ I_{0}=0 m A D C \end{gathered}$ | 4.5 | 5 <br> 22 | $\begin{aligned} & 6.5 \\ & 30 \end{aligned}$ | * | * | * | * | * | * | VDC <br> VDC <br> mA |
| TEMPERATURE RANGE <br> Specification Operating: $\theta_{\mathrm{JA}}$ | Ambient temp Ambient temp | $\begin{gathered} 0 \\ -55 \end{gathered}$ | 125 | $\begin{gathered} +70 \\ +125 \end{gathered}$ | -55 | * | +125 | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \mathrm{~W} \end{gathered}$ |

* Same specifications as for JG.


## ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $\mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=150 \Omega$, and $T_{A}=T_{\text {MIN }}$ to $T_{\text {max }}$ unless otherwise noted.

| PARAMETER | CONDITIONS | JG |  |  | SG |  |  | KG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE Specification | Ambient temp | 0 |  | +70 | -55 |  | +125 | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| OFFSET VOLTAGE <br> Average Drift Supply Rejection | $\begin{aligned} & T_{A}=T_{M M} \text { to } T_{M A X} \\ & \pm V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ | 60 | $\begin{aligned} & \pm 3 \\ & 85 \end{aligned}$ | $\pm 10$ | * | * | * | 65 | $\pm 1$ | $\pm 5$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ dB |
| BIAS CURRENT Input Bias Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | 29 | 50 |  | * | * |  | * | * | $\mu \mathrm{A}$ |
| OFFSET CURRENT Input Offset Current | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | 0.8 | 10 |  | * | * |  | * | * | $\mu \mathrm{A}$ |
| INPUT VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\text {IN }}= \pm 0.5 \mathrm{VDC}$ | $\begin{gathered} \pm 2.0 \\ 60 \end{gathered}$ | $\pm 2.3$ 80 |  | * | * |  | $65$ | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| OPEN LOOP GAIN, DC Open-Loop Voltage Gain |  | 60 | 68 |  | * | * |  | 63 | 69 |  | dB |
| DIGITAL INPUT <br>  | Logic "LO", $I_{n}=-6.4 \mathrm{~mA}$ <br> Logic "HI", $I_{\mathbb{H}}=160 \mu \mathrm{~A}$ <br> Logic "LO", $\mathrm{V}_{\mathrm{L}}=+0.8 \mathrm{~V}$ <br> Logic "HI", $\mathrm{V}_{\mathrm{iH}}=+2.8 \mathrm{~V}$ <br> Logic "LO" <br> Logic "HI" <br> Logic "LO", $\mathrm{V}_{\mathrm{L}}=-1.6 \mathrm{~V}$ <br> Logic " HI ", $\mathrm{V}_{\mathrm{IH}}=-1.0 \mathrm{~V}$ | $\left\lvert\, \begin{gathered} 0 \\ +2.0 \\ \\ -1.15 \\ -1.81 \end{gathered}\right.$ | $\begin{gathered} -0.08 \\ 5 \\ \\ 0.05 \\ 50 \end{gathered}$ | $\begin{gathered} +0.8 \\ +5 \\ -0.4 \\ 50 \\ -0.88 \\ -1.475 \end{gathered}$ |  | * |  |  | * |  | V <br> V <br> mA <br> $\mu \mathrm{A}$ <br> V <br> V <br> $\mu \mathrm{A}$ <br> $\mu A$ |
| RATED OUTPUT Voltage Output | $\begin{aligned} & R_{L}=150 \Omega \\ & R_{L}=50 \Omega \end{aligned}$ | $\begin{gathered} \pm 2.0 \\ +1.25 \\ -0.8 \end{gathered}$ | $\begin{array}{r}  \pm 2.5 \\ +1.6 \\ -1.0 \\ \hline \end{array}$ |  | * | * |  | *** | * |  | V V V |
| POWER SUPPLY <br> Current, Quiescent | $\mathrm{I}_{0}=0 \mathrm{mADC}$ |  | 25 | 35 |  | * | * |  | * | * | mA |

* Same specifications as for JG.

NOTES: (1) Specifications are for both inputs ( $A$ and $B$ ). (2) $d B C=$ Level referred to carrier-input signal. (3) Switching time from application of digital logic signal to input signal selection.

G Package- 16 Pin Ceramic DIP


|  | INCHES |  | MILLIMEIERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN |  | MAX | MIN | MAX |
|  | .790 | .810 | 20.07 | 20.57 |  |
| C | .105 | .170 | 2.67 | 4.32 |  |
| D | .015 | .021 | 0.38 | 0.53 |  |
| F | .048 | .060 | 1.22 | 1.52 |  |
| G | .100 BASIC | 2.54 BASIC |  |  |  |
| H | .030 | .070 | 0.76 | 1.78 |  |
| J | .008 | .012 | 0.20 | 0.30 |  |
| K | .120 | .240 | 3.05 | 6.10 |  |
| L | .300 |  | BASIC | 7.62 BASIC |  |
| M | - | $10^{\circ}$ | - | $10^{\circ}$ |  |
| N | .025 | .060 | 0.64 | 1.52 |  |

NOTE: Leads in true position within 0.01" ( 0.25 mm ) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.

## PIN ASSIGNMENTS: OPA676

| 1 | $+\ln A$ | 16 | $+\ln B$ |
| :--- | :--- | :--- | :--- |
| 2 | $-\ln A$ | 15 | $-\ln B$ |
| 3 | Offset Trim | 14 | DNC |
| 4 | Offset Trim | 13 | DNC |
| 5 | Compensation Capacitor | 12 | $\mathrm{CHA}(T T L)$ |
| 6 | $N C$ | 11 | Common |
| 7 | $+V_{c c}$ | 10 | $-V_{c c}$ |
| 8 | Output | 9 | $N C$ |

DNC $=$ Do Not Connect
NC = No Internal Connection

## ABSOLUTE MAXIMUM RATINGS



## ORDERING INFORMATION



## TYPICAL PERFORMANCE CURVES

SMALL SIGNAL




LARGE SIGNAL




OPA675


## OPA676




FIGURE 1. Programmable-Gain Amplifier.


FIGURE 3. Synchronous Modulator/Demodulator(with gain).


FIGURE 2. Two-Input Multiplexer (with gain).


FIGURE 4. Synchronous Modulator/Demodulator with Carrier Balance Trim (gain $= \pm 5 \mathrm{~V} / \mathrm{V}$ ).


# Precision Dual Difet ${ }^{*}$ OPERATIONAL AMPLIFIER 

## DESCRIPTION

The OPA2107 Dual operational amplifier provides precision Difet performance with the cost and space savings of a dual op amp. It is useful in a wide range of precision and low-noise analog circuitry and can be used to upgrade the performance of designs currently using BIFET ${ }^{\otimes}$ type amplifiers.
The OPA2107 is fabricated on a proprietary dielec-trically-isolated (Difet ) process. This holds input bias currents to very low levels without sacrificing other important parameters, such as input offset voltage, drift and noise. Laser-trimmed input circuitry yields excellent DC performance. Superior dynamic performance is achieved, yet quiescent current is held to under 2.5 mA per amplifier. The OPA2107 is unity-gain stable.

The OPA2107 is available in Plastic DIP, Metal TO99, and SOIC packages. Industrial and Military temperature range versions are available.

## APPLICATIONS

## - DATA ACQUISITION <br> - DAC OUTPUT AMPLIFIER <br> - OPTOELECTRONICS <br> - HIGH-IMPEDANCE SENSOR AMPS <br> - HIGH-PERFORMANCE AUDIO CIRCUITRY <br> - MEDICAL EQUIPMENT-CT SCANNERS



[^6]SPECIFICATIONS
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$ unless otherwise noted.

|  |  | OPA2107AM, SM, AP, AU |  |  | OPA2107BM |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | CONDITION | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| OFFSET VOLTAGE(1) <br> Input Offset Voltage <br> Over Specified Temperature <br> SM Grade <br> Average Drift: Over Specified Temperature <br> Power Supply Rejection | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ $V_{s}= \pm 10 \text { to } \pm 18 \mathrm{~V}$ | 80 | $\begin{gathered} 100 \\ 0.5 \\ 0.8 \\ 3 \\ 96 \end{gathered}$ | $\begin{gathered} 1 \mathrm{mV} \\ 2 \\ 2.5 \\ 10 \end{gathered}$ | 84 | $\begin{gathered} 50 \\ 0.2 \\ 2 \\ 2 \\ 100 \end{gathered}$ | $\begin{gathered} 500 \\ 1 \\ 5 \end{gathered}$ | $\mu \mathrm{V}$ mV mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ dB |
| INPUT BIAS CURRENT ${ }^{(1)}$ Input Bias Current <br> Over Specified Temperature SM Grade Input Offset Current <br> Over Specified Temperature SM Grade | $\mathrm{V}_{\mathrm{CM}}=\mathrm{OV}$ $\mathrm{V}_{\mathrm{cM}}=\mathrm{OV}$ |  | $\begin{gathered} 4 \\ 0.25 \\ 4 \\ 1 \\ \\ 1 \end{gathered}$ | $\begin{gathered} 10 \\ 1.5 \\ 35 \\ 8 \\ 1 \\ 28 \end{gathered}$ |  | $\begin{gathered} 2 \\ 0.15 \\ 0.5 \end{gathered}$ | $\begin{gathered} 5 \\ 1 \\ \\ 3 \\ 0.5 \end{gathered}$ | pA nA nA pA nA nA |
| INPUT NOISE <br> Voltage: $\mathrm{f}=10 \mathrm{~Hz}$ $f=100 \mathrm{~Hz}$ <br> $\mathrm{f}=1 \mathrm{kHz}$ <br> $\mathrm{f}=10 \mathrm{kHz}$ <br> $\mathrm{BW}=0.1$ to 10 Hz <br> $B W=10$ to 10 kHz <br> Current: $f=0.1 \mathrm{~Hz}$ thru 20 kHz <br> $\mathrm{BW}=0.1 \mathrm{~Hz}$ to 10 Hz | ( $\mathrm{R}_{\mathrm{s}}=0$ ) |  | $\begin{gathered} 30 \\ 12 \\ 9 \\ 8 \\ 1.2 \\ 0.85 \\ 1.2 \\ 23 \end{gathered}$ |  |  | 0.9 $17$ |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ <br> $\mu \mathrm{V}$, $\mathrm{p}-\mathrm{p}$ <br> $\mu \mathrm{V}$, rms <br> $\mathrm{fA} / \sqrt{\mathrm{Hz}}$ <br> fA, p-p |
| INPUT IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13} \\| 2 \\ & 10^{14}\| \| \end{aligned}$ |  |  | * |  | $\begin{aligned} & \Omega \\| \mathrm{pF} \\ & \Omega \\| \mathrm{pF} \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Common-Mode Input Range <br> Over Specified Temperature SM Grade <br> Common-mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | $\begin{gathered} \pm 10.5 \\ \pm 10.2 \\ \pm 10 \\ 80 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10.5 \\ \pm 10.3 \\ 94 \end{gathered}$ |  | 84 | $96$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~dB} \end{aligned}$ |
| OPEN-LOOP GAIN <br> Open-Loop Voltage Gain Over Specified Temperature SM Grade | $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $\begin{aligned} & 82 \\ & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 96 \\ & 94 \\ & 92 \end{aligned}$ |  | $\begin{aligned} & 84 \\ & 82 \end{aligned}$ | $\begin{gathered} 100 \\ 96 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| DYNAMIC RESPONSE <br> Slew Rate <br> Settling Time: 0.1\% <br> 0.01\% <br> Gain-Bandwidth Product <br> THD + Noise <br> Channel Separation | $\begin{gathered} G=+1 \\ G=-1,10 \mathrm{~V} \text { Step } \\ G=100 \\ G=+1, f=10 \mathrm{kHz} \\ f=100 \mathrm{~Hz}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{gathered}$ | 15 | $\begin{gathered} 20 \\ 1 \\ 1.5 \\ 5 \\ 0.001 \\ 125 \\ \hline \end{gathered}$ |  | * | $\begin{gathered} * \\ * \\ * \\ * \\ 0.001 \\ 125 \end{gathered}$ |  | $\mathrm{V} / \mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ MHz \% dB |
| POWER SUPPLY <br> Specified Operating Voltage Operating Voltage Range Current |  | $\pm 4.5$ | $\begin{aligned} & \pm 15 \\ & \pm 4.5 \end{aligned}$ | $\begin{gathered} \pm 18 \\ \pm 5 \end{gathered}$ | * | * | * | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~mA} \end{aligned}$ |
| OUTPUT <br> Voltage Output Over Specified Temperature SM Grade <br> Short Circuit Current <br> Output Resistance, Open-Loop <br> Capacitive Load Stability | $\begin{gathered} R_{L}=2 \mathrm{k} \Omega \\ \\ 1 \mathrm{MHz} \\ \mathrm{G}=+1 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10.5 \\ \pm 10.2 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 12 \\ \pm 11.5 \\ \pm 11.3 \\ \pm 40 \\ 70 \\ 1000 \end{gathered}$ |  |  |  |  | V <br> V <br> V <br> mA <br> $\Omega$ <br> pF |
| TEMPERATURE RANGE <br> Specification <br> $A P, A U, A M, B M$ <br> SM <br> Operating <br> AP, AU <br> AM, BM, SM <br> Storage <br> AP, AU <br> AM, BM, SM <br> Thermal Resistance <br> AP <br> AU <br> AM, BM, SM |  | $\begin{aligned} & -25 \\ & -55 \\ & -25 \\ & -55 \\ & -40 \\ & -65 \end{aligned}$ | $\begin{gathered} 90 \\ 100 \\ 125 \end{gathered}$ | $\begin{aligned} & +85 \\ & +125 \\ & \\ & +85 \\ & +125 \\ & +125 \\ & +150 \end{aligned}$ |  | * | * | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{N}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{N}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{N}$ |

* Specifications same as OPA2107AM.

NOTE: (1) Specified with devices fully warmed up.

## BURR-BROWN®

## EB

OPA2111

MILITARY \& DIE
VERSIONS AVAILABLE

## Dual Low Noise Precision Difet ${ }^{\circ}$ OPERATIONAL AMPLIFIER

## FEATURES

- LOW NOISE: $100 \%$ tested: $8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ max at 10 kHz
- LOW BIAS CURRENT: 4pA max
- LOW OFFSET: $500 \mu \mathrm{~V}$ max
- LOW DRIFT: $2.8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- HIGH OPEN LOOP GAIN: 114dB min
- HIGH COMMON-MODE REJECTION: 96dB min


## DESCRIPTION

The OPA2111 is a high precision monolithic Difef (dielectrically isolated FET) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications.
Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET ${ }^{\circledR}$ amplifiers.
Very-low bias current is obtained by dielectric isolation with on-chip guarding.
Laser trimming of thin-film resistors gives very-low offset and drift. Extremely-low noise is achieved with new circuit design techniques (patent pending). A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.
Standard dual op-amp pin configuration allows upgrading of existing designs to higher performance levels.

## APPLICATIONS

- PRECIIION INSTRUMENTATION
- data acquisition
- TEST EQUIPMENT
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- detector arrays

BIFET® Natıonal Semıconductor Corp, Difef ${ }^{\circledR}$ Burr-Brown Corp.

## SPECIFICATIONS

ELECTRICAL
At $\mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA2111AM |  |  | OPA2111BM |  |  | OPA2111SM |  |  | OPA2111KM/KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOISE <br> Voltage, $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1 \mathrm{kHz} \\ & f_{0}=10 \mathrm{kHz} \\ & f_{\mathrm{B}}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\ & f_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \end{aligned}$ <br> Current, $\mathrm{f}_{\mathrm{B}}=01 \mathrm{~Hz}$ to 10 Hz $f_{0}=0.1 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}$ | Max: 100\% tested <br> Max: 100\% tested <br> Max: 100\% tested <br> (1) <br> (1) <br> (1) <br> (1) <br> (1) |  | $\begin{gathered} 40 \\ 15 \\ 8 \\ 6 \\ 0.7 \\ 1.6 \\ 15 \\ 0.8 \end{gathered}$ | $\begin{gathered} 80 \\ 40 \\ 15 \\ 8 \\ 1.2 \\ 3.3 \\ 24 \\ 1.3 \end{gathered}$ |  | $\begin{gathered} 30 \\ 11 \\ 7 \\ 6 \\ 0.6 \\ 1.2 \\ 12 \\ 0.6 \end{gathered}$ | $\begin{gathered} 60 \\ 30 \\ 12 \\ 8 \\ 1.0 \\ 2.5 \\ 19 \\ 1.0 \end{gathered}$ |  | $\begin{gathered} 40 \\ 15 \\ 8 \\ 6 \\ 0.7 \\ 1.6 \\ 15 \\ 0.8 \end{gathered}$ | $\begin{gathered} 80 \\ 40 \\ 15 \\ 8 \\ 1.2 \\ 3.3 \\ 24 \\ 1.0 \end{gathered}$ |  | 40 15 8 6 07 1.6 15 0.8 |  | $n \mathrm{~V} / \sqrt{ } \mathrm{Hz}$ <br> $n \mathrm{~V} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mu \mathrm{V}$, rms <br> $\mu \mathrm{V}, \mathrm{p}-\mathrm{p}$ <br> fA, p-p <br> $\mathrm{fA} / \sqrt{ } \mathrm{Hz}$ |
| OFFSET VOLTAGE ${ }^{(2)}$ <br> Input Offset Voltage Average Drift Match Supply Rejection <br> Channel Separation | $\begin{gathered} V_{C M}=O V D C \\ T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \\ 100 \mathrm{HZ}, R_{L}=2 \mathrm{k} \Omega \end{gathered}$ | 90 | $\begin{gathered} \pm 0.1 \\ \pm 2 \\ \pm 1 \\ 110 \\ \pm 3 \\ 136 \end{gathered}$ | $\begin{gathered} \pm 0.75 \\ \pm 6 \\ \pm 31 \end{gathered}$ | 96 | $\begin{gathered} \pm 0.05 \\ \pm 0.5 \\ \pm 0.5 \\ 110 \\ \pm 3 \\ 136 \end{gathered}$ | $\begin{aligned} & \pm 0.5 \\ & \pm 2.8 \\ & \pm 16 \end{aligned}$ | 90 | $\begin{gathered} \pm 0.1 \\ \pm 2 \\ 2 \\ 110 \\ \pm 3 \\ 136 \end{gathered}$ | $\begin{gathered} \pm 0.75 \\ \pm 6 \\ \pm 31 \end{gathered}$ | 86 | $\begin{gathered} \pm 0.3 \\ \pm 8 \\ 2 \\ 110 \\ \pm 3 \\ 136 \end{gathered}$ | $\begin{gathered} \pm 2 \\ \pm 15 \\ \\ \pm 50 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{~dB} \\ \mu \mathrm{~V} / \mathrm{V} \\ \mathrm{~dB} \end{gathered}$ |
| BIAS CURRENT ${ }^{(2)}$ <br> Initial Bias Current Match | $\mathrm{V}_{\mathrm{cm}}=0 \mathrm{VDC}$ |  | $\begin{aligned} & \pm 2 \\ & \pm 1 \end{aligned}$ | $\pm 8$ |  | $\begin{gathered} \pm 1.2 \\ \pm 0.5 \end{gathered}$ | $\pm 4$ |  | $\begin{aligned} & \pm 2 \\ & \pm 1 \end{aligned}$ | $\pm 8$ |  | $\begin{gathered} \pm 3 \\ 2 \end{gathered}$ | $\pm 15$ | pA <br> pA |
| OFFSET CURRENT ${ }^{(2)}$ Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 1.2$ | $\pm 6$ |  | $\pm 0.6$ | $\pm 3$ |  | $\pm 1.2$ | $\pm 6$ |  | $\pm 3$ | $\pm 12$ | pA |
| IMPEDANCE <br> Differential <br> Common-Mode |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  |  | $\begin{aligned} & 10^{13} \\| 1 \\ & 10^{14} \\| 3 \end{aligned}$ |  | $\begin{aligned} & \Omega \\| p F \\ & \Omega \\| p F \end{aligned}$ |
| VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 90 \end{gathered}$ | $\begin{gathered} \pm 11 \\ 110 \end{gathered}$ | $\pm 10$ | $\begin{gathered} \pm 11 \\ 96 \end{gathered}$ | 110 | $\pm 10$ | $\begin{gathered} \pm 11 \\ 90 \end{gathered}$ | 110 |  | $\begin{gathered} \pm 10 \\ 82 \end{gathered}$ | $\begin{gathered} \pm 11 \\ 110 \end{gathered}$ | V | dB |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gain Match | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 110 | $\begin{gathered} 125 \\ 3 \end{gathered}$ |  | 114 | $\begin{gathered} 125 \\ 2 \end{gathered}$ |  | 110 | $\begin{gathered} 125 \\ 3 \end{gathered}$ |  | 106 | $\begin{gathered} 125 \\ 3 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |

FREQUENCY RESPONSE

| Unity Gain, Small Signal Full Power Response Slew Rate Settling Time, 0.1\% 0.01\% <br> Overload Recovery, $50 \%$ Overdrive ${ }^{(3)}$ | $\begin{gathered} 20 \mathrm{~V}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \text { Gain }=-1, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ 10 \mathrm{~V} \text { step } \\ \\ \text { Gain }=-1 \end{gathered}$ | $\begin{gathered} 16 \\ 1 \end{gathered}$ | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 10 \\ \hline 5 \end{gathered}$ | 16 1 | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 10 \\ 5 \end{gathered}$ | 16 1 | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 10 \\ \hline 5 \end{gathered}$ |  | $\begin{gathered} 2 \\ 32 \\ 2 \\ 6 \\ 10 \\ \hline 5 \end{gathered}$ | MHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ $\mu \mathrm{S}$ $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |
| Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current | $\begin{gathered} R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{o}}= \pm 10 \mathrm{VDC} \\ \mathrm{DC}, \text { open loop } \\ \text { Gain }=+1 \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 5 \end{gathered}$ <br> 10 | $\begin{gathered} \pm 11 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ | $\begin{gathered} \pm 10 \\ \pm 5 \\ \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 100 \\ 1000 \\ 40 \end{gathered}$ | $\begin{aligned} & \pm 10 \\ & \pm 5 \end{aligned}$ $10$ | $\pm 11$ $\pm 10$ 100 1000 40 | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \mathrm{~mA} \end{gathered}$ |

POWER SUPPLY

| Rated Voltage Voltage Range, Derated Performance Current, Quiescent | $l_{0}=0 \mathrm{mADC}$ | $\pm 5$ | $\pm 15$ $5$ | $\pm 18$ 7 | $\pm 5$ | $\pm 15$ $5$ | $\pm 18$ 7 | $\pm 5$ | $\pm 15$ | $\pm 18$ 7 | $\pm 5$ | $\pm 15$ $5$ | $\pm 18$ 9 | VDC <br> VDC mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

TEMPERATURE RANGE

| Specification <br> Operating "M" Package "P" Package <br> Storage "M" Package <br> "P" Package <br> $\theta$ Junction-Ambient | A | -25 | 200 | +85 | -25 | 200 | +85 | -55 | 200 | +125 | 0 | $200^{(4)}$ | +70 | ${ }^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Ambient temp. | -25 -55 |  | +85 +125 | -25 -55 |  | +85 +125 | -55 -55 |  | +125 +125 | $\xrightarrow{-55}$ |  | +70 +125 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |  |  |  |  |  |  |  |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
|  | Ambient temp. | -65 |  | +150 | -65 |  | +150 | -65 |  | +150 | -65 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
|  |  |  |  |  |  |  |  |  |  |  | -40 |  | +85 | $\circ$ <br> 0 <br> 0 <br> $\mathrm{C} / \mathrm{W}$ |

NOTES: (1) Sample tested-maximum parameters are guaranteed. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a $50 \%$ input overdrive. (4) Typical $\theta_{J-A}=150^{\circ} \mathrm{C} / \mathrm{W}$ for plastic DIP.

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
At $\mathrm{V}_{\text {cc }}= \pm 15 \mathrm{VDC}$ and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ unless otherwise noted.

| PARAMETER | CONDITIONS | OPA2111AM |  |  | OPA2111BM |  |  | OPA2111SM |  |  | OPA2111KM/KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Specification Range | Ambient temp | -25 |  | +85 | -25 |  | +85 | -55 |  | +125 | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OFFSET VOLTAGE ${ }^{(1)}$ <br> Input Offset Voltage Average Drift Match Supply Rejection | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ | 86 | $\begin{gathered} \pm 0.22 \\ \pm 2 \\ 1 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 1.2 \\ \pm 6 \\ \pm 50 \end{gathered}$ | 90 | $\begin{gathered} \pm 008 \\ \pm 05 \\ 05 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 075 \\ \pm 28 \\ \pm 32 \end{gathered}$ | 86 | $\begin{gathered} \pm 0.3 \\ \pm 2 \\ 2 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 15 \\ \pm 6 \\ \pm 50 \end{gathered}$ | 82 | $\begin{gathered} \pm 09 \\ \pm 8 \\ 2 \\ 100 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \pm 5 \\ \pm 15 \\ \\ \pm 80 \end{gathered}$ | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> dB <br> $\mu \mathrm{V} / \mathrm{V}$ |
| BIAS CURRENT ${ }^{(1)}$ <br> Initial Bias Current Match | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\begin{gathered} \pm 125 \\ 60 \end{gathered}$ | $\pm 1 \mathrm{nA}$ |  | $\begin{gathered} \pm 75 \\ 30 \end{gathered}$ | $\pm 500$ |  | $\left\|\begin{array}{c}  \pm 20 n A \\ 1 n A \end{array}\right\|$ | $\pm 163 n A$ |  | $\pm 125$ | $\pm 500$ | pA <br> pA |
| OFFSET CURRENT ${ }^{\text {(1) }}$ Input Offset Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{VDC}$ |  | $\pm 75$ | $\pm 750$ |  | $\pm 38$ | $\pm 375$ |  | $\pm 1.3 n \mathrm{~A}$ | $\pm 12 n A$ |  | $\pm 75$ | $\pm 375$ | pA |
| VOLTAGE RANGE <br> Common-Mode Input Range Common-Mode Rejection | $\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{VDC}$ | $\begin{gathered} \pm 10 \\ 86 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 100 \end{aligned}$ | * | $\begin{gathered} \pm 10 \\ 90 \end{gathered}$ | $\begin{aligned} & \pm 11 \\ & 100 \end{aligned}$ |  | $\begin{gathered} \pm 10 \\ 86 \end{gathered}$ | $\begin{gathered} \pm 11 \\ 100 \end{gathered}$ |  | $\pm 10$ 80 | $\pm 11$ 100 |  | V dB |
| OPEN-LOOP GAIN, DC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Voltage Gaın Match | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 106 | $\begin{gathered} 120 \\ 5 \end{gathered}$ |  | 110 | $\begin{gathered} 120 \\ 3 \end{gathered}$ |  | 106 | $\begin{gathered} 120 \\ 5 \end{gathered}$ |  | 100 | $\begin{gathered} 120 \\ 5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| RATED OUTPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Output Current Output Short Circuit Current | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{VDC} \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{VDC} \end{gathered}$ | $\begin{gathered} \pm 105 \\ \pm 5 \\ 10 \end{gathered}$ | $\begin{gathered} \pm 11 \\ \pm 10 \\ 40 \end{gathered}$ |  | $\pm 10.5$ <br> $\pm 5$ <br> 10 | $\pm 11$ <br> $\pm 10$ <br> 40 |  | $\pm 105$ $\pm 5$ 10 | $\pm 11$ $\pm 10$ 40 |  | $\pm 105$ $\pm 5$ 10 | $\pm 11$ <br> $\pm 10$ <br> 40 |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Current, Quiescent | $10=0 \mathrm{mADC}$ |  | 5 | 8 |  | 5 | 8 |  | 5 | 8 |  | 5 | 10 | mA |

NOTES (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up

CONNECTION DIAGRAMS



## ORDERING INFORMATION

| Model | Package | Temperature Range | Offset Voltage, $\max (\mathrm{mV})$ |
| :---: | :---: | :---: | :---: |
| OPA2111AM | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 0.75$ |
| OPA2111BM | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 0.5$ |
| OPA2111KM | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 2.0$ |
| OPA2111SM | TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 0.75$ |
| OPA2111KP | Plastic | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 2.0$ |
| BURN-IN SCREENING OPTION |  |  |  |
| Model | Package | Temperature Range | $\begin{aligned} & \text { Burn-In } \\ & \text { Temp. }(160 h)^{(1)} \end{aligned}$ |
| OPA2111AM-BI | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA2111BM-BI | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA2111KM-BI | TO-99 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA2111SM-BI | TO-99 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| OPA2111KP-BI | Plastic | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |

NOTE: (1) Or equivalent combination of time and temperature.

ABSOLUTE MAXIMUM RATINGS


## MECHANICAL




Juncition Temperature .${ }^{+175}{ }^{\circ} \mathrm{C}$
'P' Package-Plastic DIP


| DIM | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 355 | 400 | 902 | 1016 |  |
| A $_{1}$ | 340 | 385 | 865 | 980 |  |
| B | 230 | 290 | 585 | 738 |  |
| B $_{1}$ | 200 | 250 | 509 | 636 |  |
| C | 120 | 200 | 305 | 509 |  |
| D | 015 | 023 | 038 | 059 |  |
| F | 030 | 070 | 076 | 178 |  |
| G | 100 BASIC |  | 254 BASIC |  |  |
| H | 025 | 050 | 064 |  | 127 |
| J | 008 | 015 | 020 |  | 038 |
| K | 070 | 150 | 178 |  | 382 |
| L | 300 BASIC |  | 763 BASIC |  |  |
| M | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ |  | $15^{\circ}$ |
| N | 010 | 030 | 025 |  | 076 |
| P | 025 |  | 050 | 064 | 127. |

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}$ unless otherwise noted.


TOTAL* INPUT VOLTAGE NOISE SPECTRAL
DENSITY vs SOURCE RESISTANCE


VOLTAGE AND CURRENT NOISE SPECTRAL





TOTAL INPUT VOLTAGE NOISE SPECTRAL DENSITY AT 1 kHz vs SOURCE RESISTANCE


INPUT OFFSET VOLTAGE CHANGE



 SyヨlヨlרdW＊7甘NOIL甘yヨdO










## APPLICATIONS INFORMATION

## OFFSET VOLTAGE ADJUSTMENT

The OPA2111 offset voltage is laser-trimmed and will require no further trim for most applications.
Offset voltage can be trimmed by summing (see Figure 1). With this trim method there will be no degradation of input offset drift.


FIGURE 1. Offset Voltage Trim.

## INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forwardbiased. Most BIFET ${ }^{\circledR}$ amplifiers can be destroyed by the loss of $-V_{\text {cc }}$.
Because of its dielectric isolation, no special protection is needed on the OPA2111. Of course, the differential and common-mode voltage limits should be observed.


TOTAL HARMONIC DISTORTION


Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.
Static protection is recommended when handling any precision IC operational amplifier.

## GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.
Leakage currents across printed circuit boards can easily exceed the bias current of the OPA2111. To avoid leakage problems, it is recommended that the signal input lead of the OPA2111 be wired to a Teflon standoff. If the OPA2111 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential (see Figure 2).

## NOISE: FET VERSUS BIPOLAR

Low noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the low voltage noise of a bipolar operational amplifier is superior, but at higher impedances


FIGURE 2. Connection of Input Guard.
the high current noise of a bipolar amplifier becomes a serious liability. Above about $15 \mathrm{k} \Omega$ the OPA2111 will have lower total noise than an OP-27 (see Figure 3).


FIGURE 3. Voltage Noise Spectral Density Versus Source Resistance.

## bias Current change versus COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET ${ }^{\circledR}$ operational amplifiers are affected by common-mode voltage (Figure 4). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely-low bias current of the OPA2111 is not compromised by common-mode voltage.

## BURN-IN SCREENING

Burn-in screening is an option available for the models indicated in the Ordering Information table. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).


FlGURE 4. Input Bias Current Versus Common-Mode Voltage,

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

## APPLICATIONS CIRCUITS

Figures 5 through 13 are circuit diagrams of various applications for the OPA2111.


FIGURE 5. Auto-Zero Amplifier.


FIGURE 6. Sensitive Photodiode Amplifier.


FIGURE 7．Low－Droop Positive Peak Detector．


FIGURE 8．＇N＇Stage Parallel－Input Amplifier．


FIGURE 9. 10 Hz Fourth-Order Butterworth Low-Pass Filter.


FIGURE 10. FET Input Instrumentation Amplifier.


FIGURE 11. High-Impedance 60 Hz Reject Filter with Gain.


FIGURE 12. RIAA Equalized Stereo Preamplifier.


FIGURE 13. Precision Instrumentation Amplifier.


## FEATURES

- OUTPUT CURRENTS TO 5A
- POWER SUPPLIES TO $\pm 40 \mathrm{~V}$
- FET INPUT
- ELECTRICALLY ISOLATED CASE


## APPLICATIONS

- MOTOR DRIVER
- SERVO AMPLIFIER
- SYNCHRO/RESOLVER EXCITATION
- VOICE COIL DRIVER
- BRIDGE AMPLIFIER
- PROGRAMMABLE POWER SUPPLY
- AUDIO AMPLIFIER


## DESCRIPTION

The OPA2541 is a dual power operational amplifier capable of operation from power supplies up to $\pm 40 \mathrm{~V}$ and output currents of 5 A continuous. With two monolithic power amplifiers in a single package it provides unequaled functional density.
The industry-standard 8-pin TO-3 package is isolated from all internal circuitry allowing it to be mounted directly to a heat sink without insulators which degrade thermal performance. Internal circuitry limits output current to approximately 6A.
The OPA2541 is available in both industrial and military temperature range versions. Enhanced reliability screening is also available.


International Airport Industrial Park - P.0. Box 11400 - Tucson. Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

## SPECIFICATIONS

## ELECTRICAL

At $T_{C}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{VDC}$ unless otherwise noted

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{OPA2541AM} \& \multicolumn{3}{|l|}{OPA2541BM/SM} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& MIN \& TYP, \& MAX \& \\
\hline \multicolumn{9}{|l|}{INPUT OFFSET VOLTAGE} \\
\hline ```
Vos
vs Temperature
vs Supply Voltage
vs Power
``` \& Specified temperature range \(V_{S}= \pm 10 \mathrm{~V}\) to \(\pm \mathrm{V}_{\text {MAX }}\) \& \& \[
\begin{gathered}
\pm 2 \\
\pm 20 \\
\pm 25 \\
\pm 20
\end{gathered}
\] \& \(\pm 10\)
\(\pm 40\)
\(\pm 10\)
\(\pm 60\) \& \& \(\pm 0.25\)
\(\pm 15\)
\(*\)
\(*\) \& \(\pm 1\)
\(\pm 30\)
\(*\)
\(*\) \& \[
\begin{gathered}
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mu \mathrm{~V} / \mathrm{V} \\
\mu \mathrm{~V} / \mathrm{W}
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{INPUT BIAS CURRENT} \\
\hline \(\mathrm{I}_{\mathrm{B}}\) \& Specified temperature range \& \(\because\) \& \begin{tabular}{l}
15 \\
Note 1
\end{tabular} \& 50 \& \& * \& * \& pA \\
\hline \multicolumn{9}{|l|}{INPUT OFFSET CURRENT} \\
\hline los \& Specified temperature range \& . \& \begin{tabular}{l}
\(\pm 5\) \\
Note 1
\end{tabular} \& \(\pm 30\) \& \& * \& * \& pA \\
\hline \multicolumn{9}{|l|}{INPUT CHARACTERISTICS} \\
\hline Common-Mode Voltage Range Common-Mode Rejection Input Capacitance Input Impedance, DC \& Specified temperature range
\[
V_{C M}=\left(\left| \pm V_{s}\right|-6 V\right)
\] \& \[
\begin{gathered}
\pm\left(\left|V_{s}\right|-6\right) \\
95
\end{gathered}
\] \& \[
\begin{gathered}
\pm\left(\left|V_{s}\right|-3\right) \\
106 \\
5 \\
1
\end{gathered}
\] \& \& * \& * \& \& \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~dB} \\
\mathrm{pF} \\
10^{12} \Omega
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{GAIN CHARACTERISTICS} \\
\hline Open Loop Gaın at 10 Hz Gain-Bandwidth Product \& \(\mathrm{R}_{\mathrm{L}}=6 \Omega\) \& 90 \& \[
\begin{aligned}
\& 96 \\
\& 16
\end{aligned}
\] \& \& * \& * \& \& \[
\begin{gathered}
\mathrm{dB} \\
\mathrm{MHz}
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
Voltage Swing \\
Current, Continuous
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{l}_{\mathrm{o}}=5 \mathrm{~A} \\
\& \mathrm{l}_{\mathrm{O}}=2 \mathrm{~A} \\
\& \mathrm{l}_{\mathrm{o}}=05 \mathrm{~A} \\
\& +25^{\circ} \mathrm{C} \\
\& +85^{\circ} \mathrm{C} \\
\& +125^{\circ} \mathrm{C} \text { (SM grade only) }
\end{aligned}
\] \& \[
\begin{gathered}
\pm\left(\left|V_{s}\right|-55\right) \\
\pm\left(\left|V_{s}\right|-4.5\right) \\
\pm\left(\left|V_{s}\right|-4\right) \\
5 \\
4
\end{gathered}
\] \& \[
\begin{gathered}
\pm\left(\left|V_{\mathbf{s}}\right|-45\right) \\
\pm\left(\left|V_{\mathbf{s}}\right|-36\right) \\
\pm\left(\left|V_{\mathbf{s}}\right|-32\right) \\
7.0 \\
5.0
\end{gathered}
\] \& \& \(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
3 \& \(*\)
\(*\)
\(*\)
\(*\)

3 \& \& V
V
V
A
A
A <br>
\hline \multicolumn{9}{|l|}{AC PERFORMANCE} <br>

\hline | Slew Rate |
| :--- |
| Power Bandwidth Settling Time to $01 \%$ Capacitive Load |
| Phase Margin Channel Separation | \& | $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{~V}_{\mathrm{o}}=20 \mathrm{Vrms}$ |
| :--- |
| 2 V Step |
| Specified temperature range, $\mathrm{G}=1$ |
| Specified temperature range, $G>10$ |
| Specified temperature range, $R_{L}=8 \Omega$ $1 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=6 \Omega$ | \& \[

$$
\begin{gathered}
6 \\
45
\end{gathered}
$$

\] \& | 8 |
| :--- |
| 55 |
| 2 |
| 40 |
| 80 | \& \[

3.3
\]

SOA \& * \& $*$
$*$
$*$
$*$
$*$
$*$ \& * \& ```
V/\mus
kHz
\mu
nF
Degrees
dB

``` \\
\hline \multicolumn{9}{|l|}{POWER SUPPLY} \\
\hline \begin{tabular}{l}
Power Supply Voltage, \(\pm \mathrm{V}_{\mathrm{s}}\) \\
Current, Quiescent
\end{tabular} & Specified temperature range Total-both amplifiers & \(\pm 10\) & \[
\begin{gathered}
\pm 30 \\
40 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 35 \\
50
\end{gathered}
\] & * & \(\pm{ }_{*}\) & \(\pm{ }_{*}{ }^{*}\) & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{THERMAL RESISTANCE} \\
\hline ```
0\mp@code{Jc,}(junction to case)
0jc
0jc
0\mp@code{Ac}
\mp@subsup{0}{\textrm{JA}}{},(junction to ambient)
``` & Both amplifiers \({ }^{(2)}\), AC output \(\mathrm{f}>60 \mathrm{~Hz}\) Both amplifiers \({ }^{(2)}\), DC output One amplifier, \(A C\) output \(f>60 \mathrm{~Hz}\) One amplifier, DC output No heat sink & & \[
\begin{gathered}
0.8 \\
0.9 \\
1.25 \\
14 \\
30
\end{gathered}
\] & 1.0
12
15
1.9 & & * & * & \begin{tabular}{l}
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\)
\end{tabular} \\
\hline \multicolumn{9}{|l|}{TEMPERATURE RANGE} \\
\hline Case & AM, BM SM & -25 & & +85 & \[
\begin{gathered}
* \\
-55
\end{gathered}
\] & & \begin{tabular}{c}
\(*\) \\
+125 \\
\hline
\end{tabular} & \(\circ\) \\
\hline
\end{tabular}
*Specification same as OPA541AM
NOTES. (1) Input bias and offset current approxımately doubles for every \(10^{\circ} \mathrm{C}\) increase in temperature. (2) Assumes equal dissipation in both amplifiers

MECHANICAL


NOTE Leads in true position within \(0010^{\prime \prime}(025 \mathrm{~mm})\) R at MMC at seating plane
Pin numbers shown for reference only Numbers may not be marked on package
\begin{tabular}{|c|r|r|r|r|}
\hline \multirow{2}{*}{} & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } DIM & MIN & MAX & MIN & MAX \\
\hline A & 1510 & 1550 & 3835 & 3937 \\
\hline B & 745 & 770 & 1892 & 1956 \\
\hline C & 260 & 300 & 660 & 762 \\
\hline D & 038 & 042 & 097 & 107 \\
\hline E & \multicolumn{2}{|c|}{080} & 105 & 203 \\
\hline F & \multicolumn{2}{|c|}{\(40^{\circ}\) BASIC } & 267 \\
\hline G & \multicolumn{2}{|c|}{500 BASIC } & \multicolumn{2}{|c|}{127 BASIC } \\
\hline H & \multicolumn{2}{|c|}{1186 BASIC } & \multicolumn{2}{|c|}{3012 BASIC } \\
\hline J & \multicolumn{2}{|c|}{593 BASIC } & \multicolumn{2}{|c|}{1506 BASIC } \\
\hline K & 400 & 500 & 1016 & 1270 \\
\hline Q & 151 & 161 & 384 & 409 \\
\hline A & 980 & 1020 & 2489 & 2591 \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS}


\section*{CONNECTION DIAGRAM}


ORDERING INFORMATION
\begin{tabular}{|c|c|c|c|}
\hline Model & Package & Temperature Range & Current Continuous \\
\hline OPA2541AM & TO-3 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 5 A at \(25^{\circ} \mathrm{C}\) \\
\hline OPA2541BM & TO-3 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 4 A at \(25^{\circ} \mathrm{C}\) \\
\hline OPA2541SM & TO-3 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 3 A at \(25^{\circ} \mathrm{C}\) \\
\hline \multicolumn{4}{|l|}{BURN-IN SCREENING OPTION} \\
\hline Model & Package & Temperature Range & \[
\begin{aligned}
& \text { Burn-In } \\
& \text { Temp. }(160 h)^{(1)}
\end{aligned}
\] \\
\hline OPA2541AM-BI & TO-3 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(+85^{\circ} \mathrm{C}\) \\
\hline OPA2541BM-BI & TO-3 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(+85^{\circ} \mathrm{C}\) \\
\hline OPA2541SM-BI & TO-3 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(+125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE. (1) Or equivalent combination of time and temperature (2) Minimum order is 25 pieces

\section*{TYPICAL PERFORMANCE CURVES}
\(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 35 \mathrm{VDC}\) unless otherwise noted


OPEN-LOOP GAIN AND PHASE VS FREQUENCY



VOLTAGE NOISE DENSITY VS FREQUENCY


COMMON-MODE REJECTION VS FREQUENCY


Frequency ( Hz )

OUTPUT VOLTAGE SWING VS OUTPUT CURRENT


TOTAL HARMONIC DISTORTION VS FREQUENCY


DYNAMIC RESPONSE

\(Z_{\text {LOAD }}=\infty, V_{S}= \pm 35 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1\)

\section*{INSTALLATION INSTRUCTIONS}

\section*{POWER SUPPLIES}

The OPA2541 is specified for operation from power supplies up to \(\pm 40 \mathrm{~V}\). It can also be operated from an unbalanced or a single power supply so long as the total power supply voltage does not exceed \(80 \mathrm{~V}(70 \mathrm{~V}\) for "AM" grade). The power supplies should be bypassed with low series impedance capacitors such as ceramic or tantalum. These should be located as near as practical to the amplifier's power supply pins. Good power amplifier circuit layout is, in general, like good high-frequency layout. Consider the path of large power supply and output currents. Avoid routing these connections near low-level input circuitry to avoid waveform distortion and instability.
Signal dependent load current can modulate the power supply voltage with inadequate power supply bypassing. This can affect both amplifiers' outputs. Since the second amplifier's signal may not be related to the first, this will degrade the inherent channel separation of the OPA2541.

\section*{HEAT SINKING}

Most applications will require a heat sink to prevent junction temperatures from exceeding the \(150^{\circ} \mathrm{C}\) maximum rating. The type of heat sink required will depend on the output signals, power dissipation of each amplifier, and ambient temperature. The thermal resistance from junction to case, \(\boldsymbol{\theta}_{\mathrm{Jc}}\), depends on how the power dissipation is distributed on the amplifier die.
DC output concentrates the power dissipation in one output transistor. AC output distributes the power dissipation equally between the two output transistors and therefore has lower thermal resistance. Similarly, the power dissipation may be all in one amplifier (worst case) or equally distributed between the two amplifiers (best case). Thermal resistances are provided for each of these possibilities. The case-to-juction temperature rise is the product of the power dissipation (total of both amplifiers) times the appropriate thermal resistance-
\[
\Delta \mathrm{T}_{\mathrm{JC}}=\left(\mathrm{P}_{\mathrm{D}} \text { total }\right)\left(\theta_{\mathrm{JC}}\right)
\]

\(Z_{\text {LOAD }}=4700 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}= \pm 35, A_{V}=+1\)

Sufficient heat sinking must be provided to keep the case temperature within safe limits for the maximum ambient temperature and power dissipation. The thermal resistance of the heat sink required may be calculated by:
\[
\theta_{\mathrm{HS}}=150^{\circ} \mathrm{C}-\Delta \mathrm{T}_{\mathrm{JC}}-\mathrm{T}_{\mathrm{A}} / \mathrm{P}_{\mathrm{D}} \text { total }
\]

Commercially available heat sinks usually specify thermal resistance. These ratings are often suspect, however, since they depend greatly on the mounting environment and air flow conditions. Actual thermal performance should be verified by measurement of case temperature under the required load and environmental conditions.
No insulating hardware is required when using the OPA2541. Since mica and other similar insulators typically add \(0.7^{\circ} \mathrm{C} / \mathrm{W}\) thermal resistance, this is a significant advantage. See Burr-Brown Application Note AN-83 for further details on heat sinking.

\section*{SAFE OPERATING AREA}

The Safe Operating Area (SOA) curve provides comprehensive information on the power handling abilities of the OPA2541. It shows the allowable output current as a function of the voltage across the conducting output transistor (see Figure 1). This voltage is equal to the power supply voltage minus the output voltage. For example, as the amplifier output swings near the positive power supply voltage, the voltage across the output transistor decreases and the device can safely provide large output currents demanded by the load.
The internal current limit will not provide short-circuit protection in most applications. When the amplifier output is shorted to ground, the full power supply voltage is impressed across the conducting output transistor. For instance, with \(\mathrm{V}_{\mathrm{s}}= \pm 35 \mathrm{~V}\), a short circuit to ground would impress 35 V across the conducting power transistor. The maximum safe output current at this voltage is 1.8 A , so the internal current limit would not protect the amplifier. The unit-to-unit variation and temperature dependence of the internal current limit suggest that it be used to handle abnormal conditions and not activated in commonly encounted circuit operation.


FIGURE 1. Safe Operating Area.
Reactive, or EMF generating loads such as DC motors can present demanding SOA requirements. With a purely reactive load, output voltage current occurs when the output voltage is zero and the voltage across the conducting transistor is equal to the full power supply voltage. See Burr-Brown Application Note AN-123 for further information on evaluating SOA.
Applications with inductive or EMF-generating loads which can produce "kick back" voltage surges to the amplifiers should include clamp diodes from the output terminals to the power supplies. These diodes should be chosen to limit the peak amplifier output voltage surges to less than 2 V beyond the power supply rail voltage.

\section*{APPLICATIONS CIRCUITS}


FIGURE 2. Clamping Output for EMF-Generating Loads.

Common 1A rated rectifier diodes will suffice in most applications.

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the products listed in the Ordering Information table. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.


FIGURE 3. Isolating Capacitive Loads.


FIGURE 4. Paralleled Operation, Extended SOA.


FIGURE 5. Programmable Voltage Source.


FIGURE 6. 16-Bit Programmable Voltage Source.


FIGURE 7. Bridge Amplifier Motor-Speed Controller.


FIGURE 8. Limiting Output Current.


\title{
Fast-Slewing OPERATIONAL AMPLIFIER
}

\section*{FEATURES}

\section*{- 120V/ \(\mu \mathrm{sec}\) SLEW RATE}
- 20MHz GAIN-BANDWIDTH PRODUCT
- INTERCHANGEABLE WITH 741 TYPES

\section*{DESCRIPTION}

Burr-Brown model 3507J is intended for use in circuits requiring fast transient response-pulse amplifiers, D/A converters, comparators, fast followers, etc. Key parameters such as slew rate, settling time and bandwidth are orders of magnitude better than for most other IC op amps.
The 3507 J is compensated to allow faster slewing and greater bandwidth for gains of 3 or more. For gains greater than 3 , the gain rolloff is 6 dB / octave. By use of a single external 20 pF compensation capacitor the 3507 J can be stabilized at all gains including unity. In addition, by use of an alternate compensation technique, it is possible to stabilize the 3507 J at unity gain without sacrificing its faster slew rate.
The 3507J is pin-compatible with other standard IC op amps while offering greater speed and higher out put current. It also is input-and output-protected to prevent damage if the output is shorted to common, or the input is shorted to supply voltage.

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

Typical at \(\pm 15 \mathrm{VDC}\) and \(+25^{\circ} \mathrm{C}\) unless otherwise noted.
\begin{tabular}{|c|c|c|}
\hline MODEL & \multicolumn{2}{|c|}{3507J} \\
\hline & TYPICAL & GUARANTEED \\
\hline \multicolumn{3}{|l|}{OPEN-LOOP GAIN, DC} \\
\hline \[
\begin{aligned}
& \text { No Load } \\
& 2 \mathrm{k} \Omega \text { Load }
\end{aligned}
\] & \[
\begin{aligned}
& 90 \mathrm{~dB} \\
& 83 \mathrm{~dB}
\end{aligned}
\] & 77dB \\
\hline \multicolumn{3}{|l|}{RATED OUTPUT} \\
\hline \begin{tabular}{l}
Voltage ( \(1 \mathrm{k} \Omega\) load) \\
Current
\end{tabular} & \[
\begin{gathered}
\pm 12 \mathrm{~V} \\
\pm 20 \mathrm{~mA}
\end{gathered}
\] & \[
\begin{gathered}
\pm 10 \mathrm{~V} \\
\pm 10 \mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{3}{|l|}{DYNAMIC RESPONSE} \\
\hline \begin{tabular}{l}
Small Signal Bandwidth (0dB) \\
Gain-Bandwidth Product (ACL \(=10\) ) \\
Full Power Bandwidth \\
Slew Rate \\
Settling Time (0.1\%) \\
Rise Time ( \(10-90 \%\), small signal) \\
Overshoot
\end{tabular} & \[
\begin{gathered}
-- \\
20 \mathrm{MHz} \\
1.6 \mathrm{MHz} \\
120 \mathrm{~V} / \mu \mathrm{sec} \\
200 \mathrm{nsec} \\
25 \mathrm{nsec} \\
-- \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
\[
1.2 \mathrm{MHz}
\] \\
\(80 \mathrm{~V} / \mu \mathrm{sec}\) \\
50nsec \\
--
\end{tabular} \\
\hline \multicolumn{3}{|l|}{INPUT OFFSET VOLTAGE} \\
\hline Initial (without adjust) at \(+25^{\circ} \mathrm{C}\) Over Temperature (avg. \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) ) vs Supply Voltage vs Time & \[
\begin{gathered}
\pm 5 \mathrm{mV} \\
\\
\pm 30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\pm 30 \mu \mathrm{~V} / \mathrm{V} \\
\pm 50 \mu \mathrm{~V} / \mathrm{mo} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \pm 10 \mathrm{mV} \\
& \pm 14 \mathrm{mV} \\
& 200 \mu \mathrm{~V} / \mathrm{V}
\end{aligned}
\] \\
\hline \multicolumn{3}{|l|}{INPUT BIAS CURRENT} \\
\hline Initial at \(+25^{\circ} \mathrm{C}\) Over Temperature (avg. \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) ) & \[
\begin{gathered}
+50 \mathrm{nA} \\
\pm 0.5 \mathrm{nA} / \circ \mathrm{C}
\end{gathered}
\] & \[
\begin{aligned}
& +250 n A \\
& +500 n A
\end{aligned}
\] \\
\hline \multicolumn{3}{|l|}{INPUT DIFFERENCE CURRENT} \\
\hline Initıal at \(+25^{\circ} \mathrm{C}\) Over Temperature (avg. \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) ) & \[
\begin{gathered}
\pm 20 \mathrm{nA} \\
\pm 0.1 \mathrm{nA} /^{\circ} \mathrm{C} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 50 \mathrm{nA} \\
\pm 100 \mathrm{nA}
\end{gathered}
\] \\
\hline \multicolumn{3}{|l|}{INPUT IMPEDANCE} \\
\hline Differential Common-Mode & \[
\begin{gathered}
100 \mathrm{M} \Omega \| 3 \mathrm{pF} \\
1000 \mathrm{M} \Omega \| 3 \mathrm{pF}
\end{gathered}
\] & 40M \(\Omega\) \\
\hline \multicolumn{3}{|l|}{INPUT VOLTAGE RANGE} \\
\hline Common-Mode (linear operatıon) Differential (between inputs) Absolute Max (either input) Common-Mode Rejection & \begin{tabular}{l}
\(\pm 12 \mathrm{~V}\) \\
90 dB
\end{tabular} & \[
\begin{gathered}
\pm 10 \mathrm{~V} \\
\pm 15 \mathrm{~V} \\
\pm \text { Supply } \\
74 \mathrm{~dB}
\end{gathered}
\] \\
\hline \multicolumn{3}{|l|}{POWER SUPPLY} \\
\hline Rated Voltage Voltage Range, derated Current, quiecscent & \[
\begin{gathered}
\pm 8 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\
\pm 4 \mathrm{~mA}
\end{gathered}
\] & \begin{tabular}{l}
\(\pm 15\) VDC \\
\(\pm 6 \mathrm{~mA}\)
\end{tabular} \\
\hline \multicolumn{3}{|l|}{TEMPERATURE RANGE} \\
\hline Specifications Operating Storage & & \[
\begin{gathered}
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline
\end{tabular}

MECHANICAL
\begin{tabular}{rl}
\hline
\end{tabular}

\section*{CONNECTION DIAGRAM}
OFASET

\section*{BURR-BROWN|}


\section*{FEATURES}
- 100 mHz GAIN BANDWIDTH PRODUCT
- 5nA INPUT BIAS CURENT
- 103dB OPEN-LOOP GAIN

\section*{DESCRIPTION}

Burr-Brown model 3508J is a wideband operational amplifier intended for use in circuits requiring extended bandwidth and high gain. Typical examples of applications are: RF signal amplifiers, fast recovery voltage references, high speed integrators, high frequency active filters, and photodiode amplifiers.
Model 3508J is internally compensated for stability at gains greater than five and thus has a high gainbandwidth product and fast slew rate. The 3508J can be externally compensated by use of a single capacitor, and can thus be stabilized at any value of gain. By use of an alternate compensation scheme the 3508 J can be stabilized at unity gain without sacrificing slew rate.

In addition to its wide bandwidth and high gain the amplifier has a number of other significant advantages over other IC op amps; low bias current, high output current, and high common-mode rejection. Inputs are protected against voltages up to the value of the power supplies. The output is current-limited to provide short-circuit protection.

\section*{SPECIFICATIONS}

ELECTRICAL
Typical at \(\pm 15 \mathrm{~V}\) and \(+25^{\circ} \mathrm{C}\) unless otherwise noted.
\begin{tabular}{|c|c|c|}
\hline MODEL & \multicolumn{2}{|c|}{3508J} \\
\hline & TYPICAL & GUARANTEED \\
\hline OPEN-LOOP GAIN, DC No Load 2k \(\Omega\) Load & \[
\begin{aligned}
& 106 \mathrm{~dB} \\
& 103 \mathrm{~dB}
\end{aligned}
\] & 98dB \\
\hline \begin{tabular}{l}
RATED OUTPUT \\
Voltage \\
Current
\end{tabular} & \[
\begin{gathered}
\pm 12 \mathrm{~V} \\
\pm 18 \mathrm{~mA}
\end{gathered}
\] & \[
\begin{gathered}
\pm 10 \mathrm{~V} \\
\pm 10 \mathrm{~mA}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DYNAMIC RESPONSE \\
Gaın-Bandwidth Product ( \(\mathrm{A}_{\mathrm{cL}}=10\) ) \\
Full Power Bandwidth \\
Slew Rate \\
Rise Time (10-90\%, small signal)
\end{tabular} & \[
\begin{gathered}
100 \mathrm{MHz} \\
600 \mathrm{kHz} \\
35 \mathrm{~V} / \mu \mathrm{sec} \\
17 \mathrm{nsec}
\end{gathered}
\] & \[
\begin{gathered}
320 \mathrm{kHz} \\
20 \mathrm{~V} / \mu \mathrm{sec} \\
45 \mathrm{nsec}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT OFFSET VOLTAGE \\
Initial (without adjust) at \(+25^{\circ} \mathrm{C}\) Over Temperature (avg. \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) ) vs Supply Voltage vs Time
\end{tabular} & \[
\begin{gathered}
\pm 3 \mathrm{mV} \\
\pm 30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\pm 30 \mu \mathrm{~V} / \mathrm{V} \\
\pm 50 \mu \mathrm{~V} / \mathrm{mo}
\end{gathered}
\] & \[
\begin{gathered}
\pm 5 \mathrm{mV} \\
\pm 7 \mathrm{mV} \\
\pm 200 \mu \mathrm{~V} / \mathrm{V}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT BIAS CURRENT \\
Initial at \(+25^{\circ} \mathrm{C}\) \\
Over Temperature \\
(avg. \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) )
\end{tabular} & \[
\begin{gathered}
\pm 15 \mathrm{nA} \\
\pm 0.5 \mathrm{nA} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] & \[
\begin{aligned}
& \pm 25 n A \\
& \pm 40 n A
\end{aligned}
\] \\
\hline \begin{tabular}{l}
INPUT DIFFERENCE CURRENT \\
Initial at \(+25^{\circ} \mathrm{C}\) \\
Over Temperature \\
(avg. \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) )
\end{tabular} & \[
\begin{gathered}
\pm 5 n \mathrm{~A} \\
\pm 0.2 \mathrm{nA} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] & \[
\begin{aligned}
& \pm 25 n A \\
& \pm 40 n A
\end{aligned}
\] \\
\hline \begin{tabular}{l}
INPUT IMPEDANCE \\
Differential \\
Common-Mode
\end{tabular} & \[
\begin{aligned}
& 300 \mathrm{M} \Omega \| 3 \mathrm{pF} \\
& 1000 \mathrm{M} \Omega \| 3 \mathrm{pF}
\end{aligned}
\] & 40M \(\Omega\) \\
\hline \begin{tabular}{l}
INPUT VOLTAGE RANGE \\
Common-Mode (linear operation) Differential-Mode (between inputs) Absolute Max (either input) Common-Mode Rejection
\end{tabular} & \[
\begin{aligned}
& \pm 13 \mathrm{~V} \\
& 100 \mathrm{~dB}
\end{aligned}
\] & \[
\begin{gathered}
\pm 11 \mathrm{~V} \\
\pm 12 \mathrm{~V} \\
\pm \text { Supply } \\
74 \mathrm{~dB}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Rated Voltage Voltage Range, derated Current, quiescent
\end{tabular} & \[
\begin{gathered}
\pm 8 \mathrm{~V} \text { to } \pm 22 \mathrm{~V} \\
\pm 3 \mathrm{~mA}
\end{gathered}
\] & \begin{tabular}{l}
\(\pm 15 V D C\) \\
\(\pm 4 \mathrm{~mA}\)
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operatıng \\
Storage
\end{tabular} & & \[
\begin{gathered}
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline
\end{tabular}

MECHANICAL


CONNECTION DIAGRAM


\title{
Fast-Settling FET OPERATIONAL AMPLIFIERS
}

\section*{FEATURES}
- SETTLING TIME [0.01\%], 600nsec, max
- TRUE DIFFERENTIAL INPUT
- SLEW RATE, 100V/ \(\mu\) sec, min
- FULL POWER, 1.5 MHz , min
- INPUT IMPEDANCE, \(10^{\prime \prime} \Omega\)
- INTERNALLY COMPENSATED
- STABLE OPERATION, 1000pF, typ


\section*{DESCRIPTION}

The 3550 is specifically designed for fast transient applications such as D/A and A/D conversion, sample/hold, multiplexer buffering and pulse amplification where the primary amplifier requirements are fast settling, good accuracy, and high input impedance.
Because the 3550 is internally compensated, elaborate compensation schemes requiring external components are not necessary. The smooth \(6 \mathrm{~dB} /\) octave rolloff of open-loop gain and the low output impedance provides the excellent step response and smooth settling without sacrificing frequency stability (no oscillations even with 1000 pF of capacitive load)! A 10 to 1 improvement in settling time with large capacitive loads can be obtained with the addition of a single capacitor.

Unlike many wideband and fast settling amplifiers the 3550 has a true differential input. This means it can provide its excellent transient performance in the inverting, non-inverting, current to voltage, and difference configurations.
The 3550 J and S have identical specifications except for temperature range: The 3550 J is specified for \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) and the 3550 S is specified for \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). The 3550 K has improved dynamic specifications and is specified over the \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) temperature range.

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

Specifications typical at \(+25^{\circ} \mathrm{C}\) and \(\pm 15\) VDC Power Supply unless otherwise noted.
\begin{tabular}{|c|c|c|c|}
\hline MODELS & 35503 & 3550K & 3550 S \\
\hline \begin{tabular}{l}
OPEN LOOP GAIN, DC \\
No load \\
\(1 \mathrm{k} \Omega\), load min
\end{tabular} & \multicolumn{3}{|c|}{\[
\begin{gathered}
100 \mathrm{~dB} \\
88 \mathrm{~dB}
\end{gathered}
\]} \\
\hline \begin{tabular}{l}
RATED OUTPUT \\
Voltage, min \\
Current, min Open-loop Output Resistance
\end{tabular} & \multicolumn{3}{|c|}{\[
\begin{gathered}
\pm 10 \mathrm{~V} \\
\pm 10 \mathrm{~mA} \\
100 \Omega \text { at } 1 \mathrm{MHz}
\end{gathered}
\]} \\
\hline \begin{tabular}{l}
DYNAMIC RESPONSE \\
Bandwidth (0dB, small signal) \\
Full Power Response, min Slew Rate, min \\
Settling Time (0 01\%), max
\end{tabular} & \[
\begin{gathered}
10 \mathrm{MHz} \\
1.0 \mathrm{MHz} \\
65 \mathrm{~V} / \mu \mathrm{sec} \\
1 \mu \mathrm{sec}
\end{gathered}
\] & \[
\begin{gathered}
20 \mathrm{MHz} \\
15 \mathrm{MHz} \\
100 \mathrm{~V} / \mu \mathrm{sec} \\
0.6 \mu \mathrm{sec}
\end{gathered}
\] & \[
\begin{gathered}
10 \mathrm{MHz} \\
1.0 \mathrm{MHz} \\
65 \mathrm{~V} / \mu \mathrm{sec} \\
1 \mu \mathrm{sec}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT OFFSET VOLTAGE \\
Initial Offset, \(+25^{\circ} \mathrm{C}\), max \\
vs Temperature \\
vs Supply Voltage \\
vs Time
\end{tabular} & \multicolumn{3}{|l|}{\[
\begin{gathered}
\pm 1 \mathrm{mV} \\
\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\pm 500 \mu \mathrm{~V} / \mathrm{V} \\
\pm 100 \mu \mathrm{~V} / \mathrm{mo}
\end{gathered}
\]} \\
\hline INPUT BIAS CURRENT Initial Bias, \(+25^{\circ} \mathrm{C}\), max vs Temperature vs Supply Voltage & \multicolumn{3}{|c|}{-100pA (after full warm-up) doubles every \(10^{\circ} \mathrm{C}\) \(\pm 1 \mathrm{pA} / \mathrm{V}\)} \\
\hline INPUT DIFFERENCE CURRENT Initial Difference, \(+25^{\circ} \mathrm{C}\) & \multicolumn{3}{|c|}{\(\pm 40 \mathrm{pA}\)} \\
\hline \begin{tabular}{l}
INPUT IMPEDANCE \\
Differential \\
Common Mode
\end{tabular} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& 10^{11} \Omega \| 3 \mathrm{pF} \\
& 10^{\prime \prime} \Omega \| 3 \mathrm{pF}
\end{aligned}
\]} \\
\hline \begin{tabular}{l}
INPUT NOISE \\
Voltage, \(0.01 \mathrm{~Hz}-10 \mathrm{~Hz}\), p-p \(10 \mathrm{~Hz}-10 \mathrm{kHz}, \mathrm{rms}\) \\
Current, \(0.01 \mathrm{~Hz}-10 \mathrm{~Hz}, \mathrm{p}-\mathrm{p}\) \\
\(10 \mathrm{~Hz}-10 \mathrm{kHz}\), rms
\end{tabular} & \multicolumn{3}{|c|}{\[
\begin{gathered}
20 \mu \mathrm{~V} \\
4 \mu \mathrm{~V} \\
02 \mathrm{pA} \\
1.5 \mathrm{pA}
\end{gathered}
\]} \\
\hline \begin{tabular}{l}
INPUT VOLTAGE RANGE \\
Common-Mode Voltage Common-Mode Rejection Safe Input Voltage, max
\end{tabular} & \multicolumn{3}{|c|}{\[
\begin{gathered}
\pm\left(\mid V_{\text {cc }}-5\right) \mathrm{V} \\
70 \mathrm{~dB} \text { at }+5 \mathrm{~V},-10 \mathrm{~V} \\
\pm \text { Supply }
\end{gathered}
\]} \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Rated Voltage Voltage Range, derated Current, quiescent \({ }^{\text {(1) }}\)
\end{tabular} & \multicolumn{3}{|c|}{\begin{tabular}{l}
\(\pm 15 \mathrm{VDC}\) \\
\(\pm 5 \mathrm{VDC}\) to \(\pm 20 \mathrm{VDC}\) 11 mA
\end{tabular}} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operating \\
Storage
\end{tabular} & \multicolumn{3}{|r|}{\begin{tabular}{c|c}
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) &
\end{tabular}} \\
\hline
\end{tabular}

NOTES
1 The use of a finned heat sink is recommended.

MECHANICAL


CONNECTION DIAGRAM


\section*{TYPICAL PERFORMANCE CURVES}


\section*{APPLICATIONS}

\section*{settling time}

Settling time of an amplifier is defined (see Figure 1) as the total time required, after an input step signal, for the output to "settle" within a specified error band around the final value. This error band is expressed as a percentage of the magnitude of the step transition. A recommended test circuit for settling time is shown in Figure 2. The output error signal appears, attenuated by a factor of two, at point \(A\) and may be observed at this point with the aid of an oscilloscope. The diodes act as limiters to prevent overloading the oscilloscope during the fast leading edge of the input signal. All resistors should be \(2 \mathrm{k} \Omega\) or less to eliminate degradation of performance due to stray capacitance. A typical measurement desired is the settling time to \(0.01 \%\) for a 10 -volt step input. This is the time required for the signal at point A to decrease to 0.5 mV or less and remain below this level.


FIGURE 1. Concept of Settling Time.
Settling time for noninverting circuits can also be measured but requires the use of ultra-fast differential amplifier test fixtures. For the 3550 settling time is equal for inverting or noninverting circuits of equal gain.


FIGURE 2. Settling Time Test Circuit.
Because settling time is affected by bandwidth which in turn is dependent upon closed-loop gain, the settling time of any operational amplifier will be a function of closed loop gain. Settling Time versus Gain curves illustrate this effect for the 3550 at several levels of settling accuracy.
The 3550 is remarkably tolerant of load capacitance because of its stable, 6 dB / octave gain rolloff and low output impedance. Settling Time versus Load Capacitance curves show this characteristic for the unity-gain configuration. For larger values of load capacitance the compensation technique of Figure 3 may be used to optimize the response. The slight negative feedback provided by \(\mathrm{C}_{\mathrm{c}}\) tends to reduce any ringing at the top of
the output voltage waveform without significantly affecting the slew rate. See the Settling Time versus Load Capacitance curves for typcial improvements in settling time.


FIGURE 3. Compensation for Load Capacitance.

\section*{WIRING RECOMMENDATIONS}

In order to fully realize the high frequency performance capabilities of the 3550 , proper attention must be given to layout, component selection and grounding. All leads associated with the input and feedback elements should be as short as possible and all connections should be made as close to the amplifier terminals as possible. Input and feedback resistors should be made as small as possible consistent with other circuit constraints. Capacitance from the ouput to noninverting input can cause high frequency oscillations, particularly in high gain circuits operating from large source impedance. Careful layout of wiring or PC board patterns is the only satisfactory way of preventing such problems.
In order to prevent high frequency oscillations due to lead inductance the power supply leads should be bypassed. This should be done by connecting a \(10 \mu \mathrm{~F}\) tantalum capacitor in parallel with a \(0.001 \mu \mathrm{~F}\) ceramic capacitor from pins 7 and 4 to the power supply common.

\section*{INPUT AND OUTPUT VOLTAGE RANGE}

Although the 3550 is specified for best operation on power supply voltage of \(\pm 15 \mathrm{VDC}\), it will operate with minor performance changes over a power supply voltage range of \(\pm 5 \mathrm{VDC}\) to \(\pm 20 \mathrm{VDC}\). Many of the curves show performance of the 3550 when operated from supplies other than \(\pm 15 \mathrm{VDC}\).


\section*{Wideband and Fast-Settling FET OPERATIONAL AMPLIFIERS}

\section*{FEATURES}
- REDUCES WIDEBAND ERRORS

50 MHz Gain-bandwidth product (ACL \(\geqslant 10\) ) 250V/us slew rate ( \(\mathrm{Cl}=0\) )
- Versatile

Single compensation capacitor allows optimum response
True dififerential input
- PRESERVES DC ACCURACY

Bias current, 100pA, max
Laser-trimmed ofiset voltage


This is in contrast to the high input currents usually associated with fast amplifiers having bipolar input stages. Also, the input offset voltage and offset voltage drift are low as a result of Burr-Brown's lasertrimming techniques.
Unlike many wideband and fast settling amplifiers, the 3551 has a true differential input. This means it can provide its excellent wideband response in the inverting, noninverting, current-to-voltage and difference configurations.
The 3551 is an excellent choice for applications such as fast \(D / A\) and \(A / D\) converters, high speed comparators and fast sampling circuits, to name just a few.

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

Specifications typical at \(25^{\circ} \mathrm{C}\) and \(\pm 15 \mathrm{VDC}\) Power Supply unless otherwise noted
\begin{tabular}{|c|c|c|}
\hline MODELS & 3551J & 3551 S \\
\hline \multicolumn{3}{|l|}{OPEN LOOP GAIN, DC} \\
\hline No Load \(1 \mathrm{k} \Omega\), Load min & \multicolumn{2}{|c|}{\[
\begin{gathered}
100 \mathrm{~dB} \\
88 \mathrm{~dB}
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{RATED OUTPUT} \\
\hline Voltage, min Current, min Open Loop Output Resistance & \multicolumn{2}{|c|}{\[
\begin{gathered}
\pm 10 \mathrm{~V} \\
\pm 10 \mathrm{~mA} \\
100 \Omega \text { at } 1 \mathrm{MHz}
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{DYNAMIC RESPONSE} \\
\hline ```
Gain-Bandwidth Product
    Gain = 1000
    Gaın=10
Slew Rate ( }\mp@subsup{C}{f}{\prime}=0
``` & \multicolumn{2}{|c|}{\[
\begin{gathered}
50 \mathrm{MHz} \\
50 \mathrm{MHz} \\
250 \mathrm{~V} / \mu \mathrm{sec}
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{INPUT OFFSET VOLTAGE} \\
\hline ```
Initial Offset, 25'0
    vs Temp(1)
    vs Supply Voltage
    vs Time
``` & \multicolumn{2}{|c|}{\[
\begin{gathered}
\pm 1 \mathrm{mV} \\
\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\pm 500 \mu \mathrm{~V} / \mathrm{V} \\
\pm 100 \mu \mathrm{~V} / \mathrm{mo}
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{INPUT BIAS CURRENT} \\
\hline Initial Bias, \(25^{\circ} \mathrm{C}\), max vs Temperature vs Supply Voltage & \multicolumn{2}{|l|}{\[
\begin{gathered}
-400 \mathrm{pA} \text { (after full warm-up) } \\
\text { doubles every } 10^{\circ} \mathrm{C} \\
\pm 1 \mathrm{pA} / \mathrm{V}
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{INPUT DIFFERENCE CURRENT} \\
\hline Initial Difference, \(25^{\circ} \mathrm{C}\) & \multicolumn{2}{|c|}{\(\pm 40 \mathrm{pA}\)} \\
\hline \multicolumn{3}{|l|}{INPUT IMPEDANCE} \\
\hline Differential Common-mode & \multicolumn{2}{|c|}{\[
\begin{aligned}
& 1011 \Omega \| 3 p F \\
& 1011 \Omega \| 3 p F
\end{aligned}
\]} \\
\hline \multicolumn{3}{|l|}{INPUT NOISE} \\
\hline Voltage, 001 Hz to \(10 \mathrm{~Hz}, \mathrm{p}-\mathrm{p}\) Voltage, 10 Hz to 10 kHz , rms Current, 001 Hz to \(10 \mathrm{~Hz}, \mathrm{p}-\mathrm{p}\) Current, 10 Hz to 10 kHz , rms & \multicolumn{2}{|c|}{\[
\begin{gathered}
20 \mu V \\
4 \mu V \\
02 p A \\
1.5 p A
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{INPUT VOLTAGE RANGE} \\
\hline Common-mode Voltage Common-mode Rejection Max Safe Input Voltage & \multicolumn{2}{|c|}{\(\pm|\mathrm{V} \mathrm{Cc}|-5 \mathrm{~V}\)
70 dB at \(+5 \mathrm{~V},-10 \mathrm{~V}\)
\(\pm\) Supply} \\
\hline \multicolumn{3}{|l|}{POWER SUPPLY} \\
\hline Rated Voltage Voltage Range, derated Current, quiescent (1) & \multicolumn{2}{|c|}{```
    \pm15VDC
\pm5VDC to \pm20VDC
11mA (15mA max)
```} \\
\hline \multicolumn{3}{|l|}{TEMPERATURE RANGE} \\
\hline Specification Operatıng Storage & \[
\begin{array}{r}
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C}
\end{array}
\] & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& 150^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{NOTE}

1 The use of a finned heat sink is recommended

MECHANICAL TO-99


NOTE
Leads in true position within 010
( 25 mm ) R @ MMC at seating plane

Pin numbers shown for reference oniv
Numbers may not be marked on package
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{DIM} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} \\
\hline & MIN & MAX & MIN & MAX \\
\hline A & 335 & 370 & 851 & 940 \\
\hline B & 305 & 335 & 775 & 851 \\
\hline c & 165 & 185 & 419 & 470 \\
\hline 0 & 016 & 021 & 041 & 053 \\
\hline E & 010 & 040 & 0.25 & 102 \\
\hline F & 010 & 040 & 025 & 102 \\
\hline G & \multicolumn{2}{|l|}{200 BASIC} & \multicolumn{2}{|l|}{508 BASIC} \\
\hline H & 028. & 034 & 071 & 086 \\
\hline J & 029 & 045 & 074 & 114 \\
\hline K & 500 & - & 127 & \\
\hline L & 110 & 160 & 279 & 406 \\
\hline M & \multicolumn{2}{|l|}{\(45^{\circ} \mathrm{BASIC}\)} & \multicolumn{2}{|l|}{\(45^{\circ}\) BASIC} \\
\hline N & 095 & 105 & 241 & 267 \\
\hline
\end{tabular}

Pin material and plating composition conform to method 2003 (solderability) of Mil-Std-883 [except paragraph 3.2]

\section*{CONNECTION DIAGRAM}


\section*{TYPICAL PERFORMANCE CURVES}
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \quad \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{VDC}\) unless otherwise indicated.
RECOMMENDED VALUES OF FREQUENCY COMPENSATION CAPACITANCE vs. CLOSED LOOP GAIN



NORMALIZED INPUT BIAS
 CURRENT vs. TEMPERATURE


COMMON-MODE REJECTION vs. SUPPLY VOLTAGE


LARGE SIGNAL VOLTAGE
FOLLOWER PULSE RESPONSE


COMMON-MODE REJECTION
vs. FREQUENCY


OPEN LOOP GAIN
vs. SUPPLY VOLTAGE


SLEW RATE vs.


OUTPUT VOLTAGE vs. FREQUENCY


QUIESCENT CURRENT
vs. SUPPLY VOLTAGE


MAXIMUM POWER DISSIPATION


\section*{APPLICATIONS}

\section*{WIRING RECOMMENDATIONS}

In order to fully realize the high frequency performance capabilities of the 3551 , proper attention must be given to layout, component selection and grounding. All leads associated with the input and feedback elements should be as short as possible and all connections should be made as close to the amplifier terminals as possible. Input and feedback resistors should be made as small as possible consistent with other circuit constraints. Capacitance from the output to noninverting input can cause high frequency oscillations, particularly in high gain circuits operating from large source impedances. Careful layout of wiring or PC board patterns is the only satisfactory way of preventing such problems.


FIGURE 1. Proper Grounding Methods.
Provision for phase compensation should always be made on the PC board even if initial calculations and
breadboarding may indicate that none is needed.
In order to prevent high frequency oscillations due to lead inductance the power supply leads should be bypassed. This should be done by connecting a \(10 \mu \mathrm{f}\) tantalum capacitor in parallel with a \(0.001 \mu \mathrm{f}\) ceramic capacitor from pins 7 and 4 to the power supply common.

\section*{INPUT AND OUTPUT VOLTAGE RANGE}

Although the 3551 is specified for best operation on power supply voltage of \(\pm 15\) VDC, it will operate with minor performance changes over a power supply voltage range of \(\pm 5\) VDC to \(\pm 20\) VDC. Many of the performance curves show performance of the 3551 when operated from supplies other than \(\pm 15\) VDC.

\section*{INPUT/OUTPUT PROTECTION}

All of the amplifiers listed in the specification table are designed to withstand input voltages as high as the supply voltage, without damage to the amplifier. Thus, inputs may be subjected to either supply voltage, in any combination, without damage.
Output stages are internally current limited and will withstand short-circuit-to-ground conditions. However, application of nonzero potential to the output pin may cause permanent damage and should be prevented by the proper precautions.

\section*{SETTLING TIME}

Settling time of an amplifier is defined as the total time required, after an input step signal, for the output to "settle" within a specified error band around the final value. This error band is expressed as a percentage of the magnitude of the step transition.
Because settling time is affected by bandwidth which in turn is dependent upon closed loop gain, the settling time of any operational amplifier will be a function of closed loop gain. Settling time vs. gain curves illustrate this effect for the 3551 at several levels of settling accuracy.


Specifications are typical at \(+25^{\circ} \mathrm{C}\) Case Temperature and \(\pm 15\) VDC power supply unless otherwise noted.
\begin{tabular}{|c|c|}
\hline MODEL & 3553AM \\
\hline \begin{tabular}{l}
GAIN, DC \\
No Load \(50 \Omega\) Load, min
\end{tabular} & \[
\begin{aligned}
& 0.98 \mathrm{~V} / \mathrm{V} \\
& 0.92 \mathrm{~V} / \mathrm{V} \\
& \hline
\end{aligned}
\] \\
\hline \begin{tabular}{l}
RATED OUTPUT \\
Voltage, min Current, min Out put Resistance
\end{tabular} & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \\
& \pm 200 \mathrm{~mA} \\
& 1 \Omega \\
& \hline
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DYNAMIC RESPONSE \\
Slew Rate, min Full Power Bandwidth, min Small Signal -3dB Bandwidth Settling Time to \(1 \%\) to \(.01 \%\)
\end{tabular} & \[
\begin{aligned}
& 2000 \mathrm{~V} / \mu \mathrm{sec} \\
& 32 \mathrm{MHz} \\
& 300 \mathrm{MHz} \\
& 7.2 \mathrm{nsec} \\
& 14.5 \mathrm{nsec} \\
& \hline
\end{aligned}
\] \\
\hline \begin{tabular}{l}
INPUT PARAMETERS \\
Input Voltage, linear range Input Voltage, absolute, max Input Impedance Input Bias Current \({ }^{@}+25^{\circ} \mathrm{C}\) (doubles/ \(+10^{\circ} \mathrm{C}\) )
\end{tabular} & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \\
& \pm \text { Supply Voltage } \\
& 1011 \Omega \\
& -200 \mathrm{pA}
\end{aligned}
\] \\
\hline OUTPUT OFFSET VOLTAGE Initial Offset \(@+25^{\circ} \mathrm{C}\), max vs. Temperature (average) \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& \pm 50 \mathrm{mV} \\
& \pm 300 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Rated Voltage \\
Voltage Range, derated Current, Quiescent, max typ
\end{tabular} & \[
\begin{aligned}
& \pm 15 \mathrm{VDC} \\
& \pm 5 \mathrm{VDC} \text { to } \pm 20 \mathrm{VDC} \\
& \pm 80 \mathrm{~mA} \\
& \pm 50 \mathrm{~mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE (Case) \\
Specification \\
Operation (derate above \(+120^{\circ} \mathrm{C}\) Case) \\
Storage \\
\(\theta_{\text {JC }}\) Thermal Resistance, junction to case \\
\(\theta_{\text {JA }}\) Thermal Resistance, junction to ambient
\end{tabular} & \[
\begin{gathered}
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C} \\
6^{\circ} \mathrm{C} / \mathrm{W} \\
33^{\circ} \mathrm{C} / \mathrm{W}
\end{gathered}
\] \\
\hline
\end{tabular}
\begin{tabular}{|c|}
\hline \begin{tabular}{l}
MECHANICAL \\
M PACKAGE (TO-3) \\
Pin material and plating composition conform to Method 2003 (solderability) of Mil-Std-883 [except paragraph 3.2]
\end{tabular} \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAM}

(TOP VIEW)

*No internal connection CONNECTOR• 0803MC HEATSINKS: \(0803 \mathrm{HS} 12^{\circ} \mathrm{C} / \mathrm{W}\) \(0804 \mathrm{HS} 4.2^{\circ} \mathrm{C} / \mathrm{W}\) 0805HS \(3^{\circ} \mathrm{C} / \mathrm{W}\)

\section*{TYPICAL PERFORMANCE CURVES}

Typical at \(25^{\circ} \mathrm{C}\) and rated supply voltage unless otherwise noted.


\section*{APPLICATION INFORMATION}

\section*{BOOSTER AMPLIFIER}

One of the primary applications for the 3553 is that of a current booster for an operational amplifier. The circuit of Figure 1 is typical of such applications. Note that the 3553 is used inside the feedback loop and becomes, effectively, the output stage of the composite amplifier. Because the 3553 has unity voltage gain, wideband response, fast slewing rate, and very little phase delay, the dynamic response of the operational amplifier is virtually unaffected by the addition of the booster.

The already low offset voltage of the 3553 is effectively reduced by a factor equal to the open loop gain of the operational amplifier and becomes a negligible factor in total offset error of the circuit.

Input impedance of the 3553 is extremely high, thus requiring almost no drive current from the operational amplifier. On the other hand, the presence of the 3553 in the circuit increases the output current capability to \(\pm 200 \mathrm{~mA}\), drastically lowers the output impedance of the loop, and permits the driving of low impedance loads such as a terminated \(50 \Omega\) coaxial line.

Capacitive loads, often a source of instability and oscillations in operational amplifier circuits, are buffered by the presence of the 3553. In driving heavily capacitive loads the slew rate of the 3553 will be seen to decrease. This is due simply to the large currents required by fast voltage slewing in a capacitive load,
\[
I_{c}=C_{\text {load }} \frac{d V}{d t}
\]

The internal current limit of the 3553 (approximately 600 mA ) places a limit on the slewing rate under such conditions.


FIGURE 1. Model 3553 as a power booster.

\section*{BUFFER AMPLIFIER}

The 3553 may also be used, as shown in Figure 2, as a unity gain buffer amplifier. No operational amplifier is required in this mode of operation. Since the 3553 is then operated without feedback, it's offset voltage and drift are translated to the output. While the gain is not precisely unity in this mode, the accuracy is adequate for many applications.

\section*{INPUT/OUTPUT PROTECTION}

The output stage of the 3553 is current limited at approximately 600 mA . This will provide a measure of output short circuit protection for the amplifier for a period of time as determined by the heatsinking used, the amplifier's thermal resistance, the ambient temperature, etc. The amplifier's output stage transistors should not be allowed to exceed \(150^{\circ} \mathrm{C}\left(175^{\circ} \mathrm{C}\right.\) absolute max).
The input stage is designed to allow the application of either supply voltage without damage to the amplifier.

\section*{POWER DISSIPATION}

The power dissipation capability of the 3553 varies with ambient temperature and with the type of heat sink used. A heat sink may be used to increase the dissipation capability or to achieve a given dissipation capability at higher temperature: The power derating curve is given in the Typical Performance Curves.

\section*{WIRING RECOMMENDATIONS}

No special wiring techniques are necessary with the 3553. However, it is recommended, as a good engineering practice, that the power supply lines be bypassed to common at a point near the amplifier. (A \(1.0 \mu \mathrm{~F}\) electrolytic in parallel with a 1000 pF ceramic is recommended.) If the 3553 is used with a wideband operational amplifier, all leads must be kept as short as possible to minimize stray capacitance and unwanted feedback paths.


FIGURE 2. Model 3553 as a Unity Gain Buffer.

3554

\section*{Wideband - Fast-Settling OPERATIONAL AMPLIFIER}

\section*{FEATURES}
- SLEW RATE, 1000Vusec
- FAST SETTLING, 150 nsec, max ( \(10 \pm .05 \%\) )
- GAIN-BANOWIDTH PRODUCT, 1.76Hz
- FULL DIFFERENTIAL INPUT

\section*{DESCRIPTION}

The 3554 is a full differential input, wideband operational amplifier. It is designed specifically for the amplification or conditioning of wideband data signals and fast pulses. It features an unbeatable combination of gain-bandwidth product, settling time and slew rate. It uses hybrid construction. On the beryllia substrate are matched input FETs, thinfilm resistors and high speed silicon dice. Active laser trimming and complete testing provide superior performance at a very moderate price.
The 3554 has a slew rate of \(1000 \mathrm{~V} / \mu \mathrm{sec}\) and will output \(\pm 10 \mathrm{~V}\) and \(\pm 100 \mathrm{~mA}\). When used as a fast

\section*{APPLICATIONS \\ - PULSE AMPLIFIERS \\ - TEST EQUIPMENT \\ - WAVEFORM GENERATORS \\ - FAST D/A CONVERTERS}
settling amplifier, the 3554 will settle to \(\pm 0.05 \%\) of the final value within 150 nsec . A single external compensation capacitor allows the user to optimize the bandwidth, slew rate or settling time in the particular application.
The 3554 is reliable and rugged and addresses almost any application when speed and bandwidth are serious considerations. It is particularly a good choice for use in fast settling circuits, fast \(D / A\) converters, multiplexer buffers, comparators, waveform generators, integrators, and fast current amplifiers. It is available in several grades to allow selection of just the performance required.

\section*{TYPICAL CIRCUITS}


\section*{NOTES:}
1. These circuits are optimized for driving large capacitive loads (to 470 pF ).
2. The 3554 is stable at gains of greater than \(55\left(C_{L} \leqslant 100 \mathrm{pF}\right)\) without any frequency compensation.
3. 45 nsec is optimum. Very fast rise times \((\mathbf{1 0 - 2 0 n s e c})\) may saturate the input stage causing less than optimum settling time performance.
*Indicates component that may be eliminated when large capacitive loads are not being driven by the device.

ELECTRICAL SPECIFICATIONS

At \(\mathrm{T}_{\text {( } 141}=25^{\circ} \mathrm{C}\) and \(\pm 15 \mathrm{VDC}\), unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETERS} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{3554AM} & \multicolumn{3}{|c|}{3554BM} & \multicolumn{3}{|c|}{3554SM} & \multirow{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
OPEN-LOOP GAIN,DC \\
No Load \\
Rated Load
\end{tabular} & \(\mathrm{R}_{1}=100 \Omega\) & \[
\begin{aligned}
& 100 \\
& 90 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{r}
106 \\
96 \\
\hline
\end{array}
\] & & * & * & * & * & * & * & \[
\begin{aligned}
& \mathrm{dB} \\
& \mathrm{~dB} \\
& \hline
\end{aligned}
\] \\
\hline \begin{tabular}{l}
RATED OUTPUT \\
Voltage \\
Current \\
Output Resistance, open loop
\end{tabular} & \[
\begin{gathered}
\mathrm{I}_{0}= \pm 100 \mathrm{~mA} \\
\mathrm{~V}_{0}= \pm 10 \mathrm{~V} \\
\mathrm{f}=10 \mathrm{MHz}
\end{gathered}
\] & \[
\begin{gathered}
\pm 10 \\
\pm 100
\end{gathered}
\] & \[
\begin{gathered}
\pm 11 \\
\pm 125 \\
20
\end{gathered}
\] & & * & * & * & * & * & * & \[
\begin{gathered}
\mathrm{v} \\
\mathrm{~mA} \\
. \Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DYNAMIC RESPONSE \\
Bandwidth ( 0 dB , small signal) Gain-bandwidth Product \\
Full Power Bandwidth \\
Slew Rate \\
Setting Time
\[
\begin{aligned}
& \text { to } \pm 1 \% \\
& \text { to } \pm .1 \% \\
& \text { to } \pm 05 \% \\
& \text { to } \pm 01 \%
\end{aligned}
\]
\end{tabular} & \[
\begin{gathered}
\mathrm{C}_{\mathrm{H}}=0 \\
\mathrm{C}_{\mathrm{t}}=0, \mathrm{G}=10 \mathrm{~V} / \mathrm{V} \\
\mathrm{C}_{\mathrm{t}}=0, G=100 \mathrm{~V} / \mathrm{V} \\
\mathrm{C}_{\mathrm{H}}=0, \mathrm{G}=1000 \mathrm{~V} / \mathrm{V} \\
\mathrm{C}_{\mathrm{t}}=0, \mathrm{~V}_{\mathrm{o}}=20 \mathrm{~V}, \mathrm{p}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\
\mathrm{C}_{\mathrm{r}}=0, \mathrm{~V}_{\mathrm{o}}=20 \mathrm{~V}, \mathrm{p}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=100 \Omega \\
\mathrm{~A}=1 \\
\mathrm{~A}=1 \\
\mathrm{~A}=1 \\
\mathrm{~A}=1
\end{gathered}
\] & \[
\left.\begin{gathered}
70 \\
150 \\
425 \\
1000 \\
16 \\
1000
\end{gathered} \right\rvert\,
\] & \[
\begin{gathered}
90 \\
225 \\
725 \\
1700 \\
19 \\
1200 \\
60 \\
120 \\
140 \\
200
\end{gathered}
\] & \[
\begin{aligned}
& 150 \\
& 250
\end{aligned}
\] & * & * & * & * & * & * & \begin{tabular}{l}
\(\mathrm{MH}_{7}\) \\
MH / \\
MH ; \\
\(\mathrm{MH}_{7}\) \\
\(\mathrm{MH}_{7}\) \\
\(V \mu \mathrm{sec}\) nsec nsec nsec nsec
\end{tabular} \\
\hline \begin{tabular}{l}
INPUT OFFSET VOLTAGE \\
Initial offset. \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) \\
is \(\operatorname{Temp}\) ( \(\mathrm{T}_{1}=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ) \\
is \(\operatorname{Temp}\) ( \(\mathrm{T}_{1}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) ) \\
\(v\) Supply Voltage
\end{tabular} & & & \[
\begin{aligned}
& \pm 05 \\
& \pm 20 \\
& \pm 80
\end{aligned}
\] & \[
\begin{gathered}
\pm 2 \\
\pm 50 \\
\pm 300
\end{gathered}
\] & & \[
\begin{gathered}
\pm 02 \\
\pm 8
\end{gathered}
\] & \[
\begin{aligned}
& \pm 1 \\
& \pm 15
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 02 \\
& \pm 12
\end{aligned}
\] & \[
\pm 1
\]
\[
\pm 25
\] & \[
\begin{aligned}
& m V \\
& \mu V \\
& \mu V \\
& \mu \mathrm{~V} \\
& \mu \mathrm{C}
\end{aligned}
\] \\
\hline ```
INPUT BIAS CURRENT
    Initial bias. 25"C
        vs Temp
        vs Supply Voltage
``` & & 0 & \[
\begin{aligned}
& -10 \\
& * \\
& \pm 1 \\
& \hline
\end{aligned}
\] & -50 & * & * & * & * & * & * & \begin{tabular}{l}
pA \\
pA 1
\end{tabular} \\
\hline INPUT DIFFERENCE CURRENT Initial difference, \(25^{\circ} \mathrm{C}\) & & & \(\pm 2\) & \(\pm 10\) & * & * & * & * & * & * & pA \\
\hline \begin{tabular}{l}
INPUT IMPEDANCE \\
Differential \\
Common-mode
\end{tabular} & & & \[
\left[\begin{array}{llll}
10^{11} & 1 \mid & 2 \\
10^{11} & 11 & 2
\end{array}\right.
\] & & & * & & & * & & \[
\begin{aligned}
& \Omega \| \mathrm{pF} \\
& \Omega \| \mathrm{pF} \\
& \hline
\end{aligned}
\] \\
\hline \[
\begin{aligned}
& \hline \text { INPUT NOISE } \\
& \text { Woltage } \mathrm{f}_{\mathrm{o}}=1 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{o}}=1 \mathrm{kHz} \\
& \mathrm{f}_{\mathrm{o}}=10 \mathrm{kHz} \\
& \mathrm{f}_{\mathrm{o}}=100 \mathrm{kHz} \\
& \mathrm{f}_{\mathrm{o}}=1 \mathrm{MHz} \\
& \mathrm{f}_{\mathrm{B}}=.3 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{B}}=10 \mathrm{~Hz} \text { to } 1 \mathrm{MHz} \\
& \text { Current, } \mathrm{f}_{\mathrm{B}} \\
&=.3 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{B}}=10 \mathrm{~Hz} \text { to } 1 \mathrm{MHz} \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\(R_{1}=100 \Omega\) \\
\(R_{\checkmark}=100 \Omega\) \\
\(R_{s}=100 \Omega\) \\
\(R_{s}=100 \Omega\) \\
\(R_{\checkmark}=100 \Omega\) \\
\(R_{3}=100 \Omega\) \\
\(R_{3}=100 \Omega\) \\
\(R_{s}=100 \Omega\) \\
\(R_{\checkmark}=100 \Omega\) \\
\(R_{3}=100 \Omega\) \\
\(R_{\checkmark}=100 \Omega\)
\end{tabular} & & \[
\begin{gathered}
125 \\
50 \\
25 \\
15 \\
10 \\
8 \\
7 \\
2 \\
8 \\
45 \\
2 \\
\hline
\end{gathered}
\] & & * & * & * & * & * & * & \[
\begin{aligned}
& \mathrm{nV} \sqrt{\mathrm{H}_{7}} \\
& \mathrm{n} V \sqrt{\mathrm{H}_{2}} \\
& \mathrm{nV} \sqrt{\mathrm{H}_{1}} \\
& \mathrm{nV} \sqrt{\mathrm{H}_{7}} \\
& \mathrm{nV} \sqrt{\mathrm{H} / 2^{\prime}} \\
& \mathrm{n} V \sqrt{\mathrm{H}_{7}} \\
& \mathrm{n} V \sqrt{\mathrm{H}_{7}} \\
& \mu \mathrm{~V}, \mathrm{p}-\mathrm{p} \\
& \mu \mathrm{~V}, \mathrm{rms} \\
& \mathrm{fA}, \mathrm{p}-\mathrm{p}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
INPUT VOLTAGE RANGE \\
Common-mode Voltage Range Common-mode Rejection Max Sate Input Voltage
\end{tabular} & Linear Operation
\[
f=D C, V_{C x}=+7 \mathrm{~V},-10 \mathrm{~V}
\] & 44 & \[
\left\lvert\, \begin{gathered}
\pm\left(\mid \mathrm{V}_{\mathrm{cc}} 1-4\right) \\
78 \\
\pm \text { Supply }
\end{gathered}\right.
\] & & * & * & * & * & * & * & V
dB
V \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Rated Voltage \\
Voltage Range, derated performance \\
Current, quiescent
\end{tabular} & & \[
\begin{aligned}
& \pm 5 \\
& \pm 17 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{r} 
\pm 15 \\
\pm 35 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \pm 18 \\
& \pm 45 \\
& \hline
\end{aligned}
\] & * & * & * & * & * & * & VIDC VDC mA \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE (ambient) \\
Specification \\
Operatıng, derated performance Storage \\
\(\theta\) junction-case \\
\(\theta\) junction-ambient
\end{tabular} & & \[
\begin{aligned}
& -25 \\
& -55 \\
& -65
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 45 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& +85 \\
& +125 \\
& +150
\end{aligned}
\] & \[
\begin{aligned}
& -25 \\
& -55 \\
& -65
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 45
\end{aligned}
\] & \[
\begin{aligned}
& +85 \\
& +125 \\
& +150
\end{aligned}
\] & \[
\begin{aligned}
& -55 \\
& -55 \\
& -65
\end{aligned}
\] & \[
\begin{aligned}
& 15 \\
& 45
\end{aligned}
\] & \[
\begin{aligned}
& +125 \\
& +125 \\
& +150
\end{aligned}
\] & \[
\begin{gathered}
\text { "C } \\
\text { "C } \\
\text { "C } \\
{ }^{\circ} \mathrm{C} \mathrm{~W} \\
\text { "C } \mathrm{W} \\
\hline
\end{gathered}
\] \\
\hline
\end{tabular}
* Spectications same as for 3554AM
** Doubles every +10"C

\section*{TYPICAL PERFORMANCE CURVES}
at \(\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}\) and \(\pm 15 \mathrm{VDC}\) unless otherwise noted.


\begin{tabular}{|l|c|c|c|c|}
\hline \multirow{2}{*}{ DIM } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX \\
\hline A & 1510 & 1550 & 3835 & 3937 \\
\hline B & 745 & 770 & 1892 & 1956 \\
\hline C & 300 & 400 & 762 & 1016 \\
\hline D & 038 & 042 & 097 & 107 \\
\hline E & 080 & 105 & 203 & 267 \\
\hline F & \(40^{\circ}\) BASIC & \(40^{\circ}\) BASIC \\
\hline G & \multicolumn{2}{|c|}{500 BASIC } & \multicolumn{2}{|c|}{127 BASIC } \\
\hline H & 1186 BASIC & \multicolumn{2}{|c|}{3012 BASIC } \\
\hline J & \multicolumn{2}{|c|}{583 BASIC } & \multicolumn{2}{|c|}{1506 BASIC } \\
\hline K & 400 & 500 & 1016 & 1270 \\
\hline Q & \multicolumn{2}{|c|}{151} & 161 & 384 \\
\hline R & 980 & 1020 & 2489 & 2591 \\
\hline
\end{tabular}

Pin material and plating composition conform to Method 2003 (solderability) of Mil-Std-883 (except paragraph 3.2].

NOTE
Leass in true position within 010
\((25 \mathrm{~mm})\) R (a)MMC at seating plane
Pin numbers shown for reterence oniv
vumbers may not be marked on package

\section*{AMPLIFIER CONNECTIONS}


\section*{APPLICATIONS INFORMATION}

\section*{WIRING PRECAUTIONS}

The 3554 is a wideband, high frequency operational amplifier that has a gain-bandwidth product exceeding 1 Gigahertz. The full performance capability of this amplifier will be realized by observing a few wiring precautions and high frequency techniques.
Of all the wiring precautions, grounding is the most important and is described in an individual section. The mechanical circuit layout also is very important. All circuit element leads should be as short as possible. All printed circuit board conductors should be wide to provide low resistance, low inductance connections and should be as short as possible. In general, the entire physical circuit should be as small as practical. Stray capacitances should be minimized especially at high impedance nodes such as the input terminals of the amplifier. Pin 5, the inverting input, is especially sensitive and all associated connections must be short. Stray signal coupling from the output to the input or to pin 8 should be minimized. A recommended printed circuit board layout is shown with the "Typical Circuits." It also may be used for test purposes as described below.
When designing high frequency circuits low resistor values should be used; resistor values less than \(5.6 \mathrm{k} \Omega\) are recommended. This practice will give the best circuit performance as the time constants formed with the circuit capacitances will not limit the performance of the amplifier.

\section*{GROUNDING}

As with all high frequency circuits a ground plane and good grounding techniques should be used. The ground plane should connect all areas of the pattern side of the printed circuit board that are not otherwise used. The ground plane provides a low resistance, low inductance common return path for all signal and power returns. The ground plane also reduces stray signal pick up. An example of an adequate ground plane and good high frequency techniques is the Settling Time Test Circuit Layout shown with the "Typical Circuits."
Each power supply lead should be bypassed to ground as near as possible to the amplifier pins. A combination of a \(1 \mu \mathrm{~F}\) tantalum capacitor in parallel with a 470 pF ceramic capacitor is a suitable bypass.
In inverting applications it is recommended that pin 6, the noninverting input, be grounded rather than being connected to a bias current compensating resistor. This assures a good signal ground at the noninverting input. A slight offset error will result; however, because the resistor values normally used in high frequency circuits are small and the bias current is small, the offset error will be minimal.

If point-to-point wiring is used or a ground plane is not, single point grounding should be used. The input signal return and the load signal return and the power supply common should all be connected at the same physical point. This will eliminate any common current paths or ground loops which could cause signal modulation or unwanted feedback.

It is recommended that the case of the 3554 not be grounded during use (it may, if desired). A grounded case will add a slight capacitance to each pin. To an already functional circuit, grounding the case will probably require slight compensation readjustment and the compensation capacitor values will be slightly different from those recommended in the typical performance curves. There is no internal connection to the case.

Proper grounding is the single most important aspect of high frequency circuitry.

\section*{GUARDING}

The input terminals of the 3554 may be surrounded by a guard ring to divert leakage currents from the input terminals. This technique is particularly important in low bias current and high input impedance applications. The guard, a conductive path that completely surrounds the two amplifier inputs, should be connected to a low impedance point which is at the input signal potential. It blocks unwanted printed circuit board leakage currents from reaching the input terminals. The guard also will reduce stray signal coupling to the input.

In high frequency applications guarding may not be desirable as it increases the input capacitance and can degrade performance. The effects of input capacitance, however, can be compensated by a small capacitor placed across the feedback resistor. This is described further in the following section.

\section*{COMPENSATION}

The 3554 uses external frequency compensation so that the user may optimize the bandwidth or slew rate or settling time for his particular application. Several typical performance curves are provided to aid in the selection of the correct compensation capacitance value. In addition several typical circuits show recommended compensation in different applications.
The primary compensation capacitor, \(\mathrm{C}_{\mathrm{F}}\), is connected between pins 1 and 3 . As the performance curves show, larger closed-loop gain configurations require less capacitance and an improved gain-bandwidth product will be realized. Note that no compensation capacitor is required for closed-loop gains above \(55 \mathrm{~V} / \mathrm{V}\) and when the load capacitance is less than 100 pF .

When driving large capacitive loads, 470 pF and greater,
an additional capacitor, \(\mathrm{C}_{8}\), is connected between pin 8 and ground. This capacitor is typically 1000 pF . It is particularly necessary in low closed loop voltage gain configurations. The value may be varied to optimize performance and will depend upon the load capacitance value. In addition, the performance may be optimized by connecting a small resistance in series with the output and a small capacitor from pin 1 to 5 . See the "Typical Circuits" for the X10 Inverter.
The flat high frequency response of the 3554 may be preserved and any high frequency peaking avoided by connecting a small capacitor in parallel with the feedback resistor. This capacitor will compensate for the closedloop, high frequency, transfer function zero that results from the time constant formed by the input capacitance of the amplifier, typically 2 pF , and the input and feedback resistors. Using small resistor values will keep the break frequency of this zero sufficiently high, avoiding peaking and preserving the phase margin. Resistor values less than \(5.6 \mathrm{k} \Omega\) are recommended. The selected compensation capacitor may be a trimmer, a fixed capacitor or a planned PC board capacitance. The capacitance value is strongly dependent on circuit layout and closed-loop gain. It will typically be \(\mathbf{2 p F}\) for a clean layout using low resistances ( \(1 \mathrm{k} \Omega\) ) and up to 10 pF for circuits using larger resistances.

\section*{SETTLING TIME}

Settling time is truly a complete dynamic measure of the 3554's total performance. It includes the slew rate time, a large signal dynamic parameter, and the time to accurately reach the final value, a small signal parameter that is a function of bandwidth and open loop-gain. The settling time may be optimized for the particular application by selection of the closed-loop gain and the compensation capacitance. The best settling time is observed in low closed-loop gain circuits. A performance curve shows the settling time to three different error bands.
Settling time is defined as the total time required, from the signal input step, for the output to settle to within the specified error band around the final value. This error band is expressed as a percentage of the magnitude of the output transition.

\section*{SLEW RATE}

Slew rate is primarily an output, large signal parameter. It has virtually no dependence upon the closed-loop gain or the bandwidth, per se. It is dependent upon compensation. Decreasing the compensation capacitor value will increase the available slew rate as shown in the performance curve. Stray capacitances may appear to the amplifier as compensation. To avoid limiting the slew rate performance, stray capacitances should be minimized.

\section*{CAPACITIVE LOADS}

The 3554 will drive large capacitive loads (up to 1000 pF ) when properly compensated. See the section on "Compensation." The effect of a capacitive load is to decrease the phase margin of the amplifier. With compensation the amplifier will provide stable operation even with large capacitive loads.
The 3554 is particularly well suited for driving \(50 \Omega\) loads connected via coaxial cables due to its \(\pm 100 \mathrm{~mA}\) output drive capability. The capacitance of the coaxial cable, 29 pF / foot of length for RG-58, does not load the amplifier when the coaxial cable or transmission line is terminated in the characteristic impedance of the transmission line.

\section*{OFFSET VOLTAGE ADJUSTMENT}

The offset voltage of the 3554 may be adjusted to zero by connecting a \(20 \mathrm{k} \Omega\) linear potentiometer between pins 4 and 8 with the wiper connected to the positive supply. A small, noninductive potentiometer is recommended. The leads connecting the potentiometer to pins 4 and 8 should be extremely short to avoid stray capacitance and stray signal pickup. Stray coupling from the output, pin 1, to pin 4 (negative feedback) or to pin 8 (positive feedback) should be avoided or oscillation may occur.
The potentiometer is optional and may be omitted when the guaranteed offset voltage is considered sufficiently low for the particular application.
For each microvolt of offset voltage adjusted, the offset voltage temperature drift will change by \(\pm 0.004 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\).

\section*{HEAT SINKING}

The 3554 does not require a heat sink for operation in most environments. The use of a heat sink, however, will reduce the internal thermal rise and will result in cooler operating temperatures. At extreme temperature and under full load conditions a heat sink will be necessary as indicated in the "Maximum Power Dissipation" curve. A heat sink with 8 holes for the 8 amplifier pins should be used. Burr-Brown has heat sinks available in three sizes \(3^{\circ} \mathrm{C} / \mathrm{W}, 4.2^{\circ} \mathrm{C} / \mathrm{W}\) and \(12^{\circ} \mathrm{C} / \mathrm{W}\). A separate product data sheet is available upon request.
When heat sinking the 3554 , it is recommended that the heat sink be connected to the amplifier case and the combination not connected to the ground plane. For a single-sided printed circuit board, the heat sink may be mounted between the 3554 and the nonconductive side of the PC board, and insulating washers, etc., will not be required. The addition of a heat sink to an already functional circuit will probably require slight compensation readjustment for optimum performance due to the change in stray capacitances. The added stray capacitance from the heat sink to each pin will depend on the thickness and type of heat sink used.

\section*{SHORT CIRCUIT PROTECTION}

The 3554 is short circuit protected for continuous output shorts to common. Output shorts to either supply will destroy the device, even for momentary connections. Output shorts to other potential sources are not recommended as they may cause permanent damage.

\section*{TESTING}

The 3554 may be tested in conventional operational amplifier test circuits; however, to realize the full performance capabilities of the 3554 , the test fixture must not limit the full dynamic performance capability of the
amplifier. High frequency techniques must be employed. The most critical dynamic test is for settling time. The 3554 Settling Time Test Circuit Schematic and a test circuit layout is shown with the "Typical Circuits." The input pulse generator must have a flat topped, fast settling pulse to measure the true settling time of the amplifier. The layout exemplifies the high frequency considerations that must be observed. The layout also may be used as a guide for other test circuits. Good grounding, truly square drive signals, minimum stray coupling and small physical size are important.
Every 3554 is thoroughly tested prior to shipment assuring the user that all parameters equal or exceed their specifications.


\section*{High Current - High Power OPERATIONAL AMPLIFIERS}

\section*{FEATURES}
- high Current

Up to 5A Peak, 2A Continuous
- EASY TO USE

Adjustable Current Limits
Electrically Isolated Case
Small Size - 8-Pin TO-3 Package
- high Voltage

Up to 70V p-p Output
- SELF-PROTECTED

Self-Contained Automatic Thermal Sensing and Shutdown
- HIGH POWER

Delivers up to 70W to Load


\section*{DESCRIPTION}

The 3571AM and 3572AM are high output current integrated circuit operational amplifiers. Their performance, ease of use and compact size make them ideal to use in a variety of high current applications. They are especially well suited for driving permanent magnet DC servo and torque motors.
The equivalent circuit for the 3571AM and 3572AM is shown in Figure 1. The design uses a monolithic FET input stage for high input impedance, low bias current, and low voltage drift versus temperature. The high input impedance provides negligible source impedance loading errors when the noninverting circuit configuration is used. The low bias currents minimize offset errors when large values of source and feedback resistors are used.
The input offset voltage at \(25^{\circ} \mathrm{C}\) and the input offset voltage drift versus temperature are compensated by state-of-the-art laser trimming techniques. The offset voltage is low enough so that trimming will not be required in most applications. The excellent input characteristics and the high gain available mean that the use of a preamplifier, sometimes required with other servo type amplifiers, will not be necessary with the 3571AM and 3572AM.

The output stage is a class \(A B\) design which provides low distortion and minimizes quiescent current drain. The output circuitry provides for external current limiting resistors for both positive and negative output currents. This allows the user to select the current limit value suited to his particular application. This is especially desirable for driving permanent magnet motors where the high current seen during direction reversal (plugging) can demagnetize the motor.

The 3571 AM and 3572AM have been designed to operate over a relatively wide supply range ( \(\pm 15 \mathrm{VDC}\) to \(\pm 40 \mathrm{VDC}\) ) while still maintaining the high output current capability. This allows the user a wide range for the selection of the proper output voltage and current and makes the ampli-
fiers useful for many different types of loads.
The output circuit has a unique protection feature which is practical only in integrated circuit amplifiers - selfcontained automatic thermal-sensing and shut-off circuitry which automatically turns the amplifier off when the internal temperature reaches approximately \(150^{\circ} \mathrm{C}\). This is accomplished by sensing the substrate temperature and deactivating the amplifiers biasing network when the temperature reaches \(150^{\circ} \mathrm{C}\). As this happens, the output load current limits at a safe value and the amplifier's quiescent current decreases. The output current may remain at a low value or oscillate between two values depending on the amount of power being dissipated and the heat sink conditions seen by the amplifier. In either case, the amplifier will not sustain internal damage and will return to normal operation within a few seconds after the abnormal load condition is removed.

Internal thermal protection removes some of the constraints of power derating for abnormal operating conditions. The amplifier will protect itself for many conditions of excess power dissipation (see Power Derating Curve). This allows the use of a smaller heat sink to protect against abnormal output conditions since the amplifier has its own internal protection for many conditions of excess power dissipation. The output constraints of the Safe Operating Area Curves must still be observed.
The 3571AM and 3572AM have several other features that improve their utility. For instance, the metal case of the units is completely electrically isolated. (This can be contrasted to most power semiconductors where the case is connected to the collector of the device.) This simplifies mounting and reduces cost because the need for insulating spacers and bushings is eliminated. The hermetically sealed package improves reliability and will withstand severe environments better than discrete component amplifiers. The small package size makes mounting more convenient.


FIGURE I. Equivalent Circuit

ELECTRICAL
Typical at \(T_{\text {case }}=25^{\circ} \mathrm{C}\) and \(\pm \mathrm{VCC}= \pm 35 \mathrm{VDC}\) max unless otherwise noted.
\begin{tabular}{|c|c|c|}
\hline MODELS & 3571AM & 3572AM \\
\hline \multicolumn{3}{|l|}{RATED OUTPUT (to load)} \\
\hline ```
Power to Load
    Continuous, min(1)
    Peak, min(1)
Output Voltage, \(\pm(\mid \mathrm{Vcc} 1-5) \mathrm{V}\)
    Continuous, min(1)
    Peak, min(1)
Load Capacitance, min. \(\mathrm{Cc}=0\)
            Cc \(=1000 \mathrm{pF}\)
``` & \[
\begin{gathered}
30 \mathrm{~W} \\
60 \mathrm{~W} \\
\pm 30 \mathrm{~V} \text { at } \pm 1 \mathrm{~A} \\
\pm 30 \mathrm{~V} \text { at } 2 \mathrm{~A}
\end{gathered}
\] & \[
\begin{gathered}
60 \mathrm{~W} \\
150 \mathrm{~W} \\
\pm 30 \mathrm{~V} \text { at } \pm 2 \mathrm{~A} \\
\pm 30 \mathrm{~A} \text { at } 5 \mathrm{~A}
\end{gathered}
\] \\
\hline \multicolumn{3}{|l|}{DISSIPATION RATING} \\
\hline \begin{tabular}{l}
At \(25^{\circ} \mathrm{C}\) Case Temperature \\
Derating Above \(25^{\circ} \mathrm{C}\) \\
Thermal Resistance, Case to Free Air \\
Thermal Time Constant (no heat sink) \\
Thermal Resistance, Junction to Case
\end{tabular} & \(33 W\) See Typical & 50W mance Curves \\
\hline \multicolumn{3}{|l|}{POWER SUPPLY} \\
\hline Voltage, \(\pm V_{C C}\) Quiescent Current, max & \[
\pm 15 \mathrm{VC}
\] & \[
\overline{\mathrm{VDC}}
\] \\
\hline \multicolumn{3}{|l|}{OPEN LOOP} \\
\hline \[
\begin{aligned}
\hline \text { Gain min, at Rload } & =30 \Omega(3572 A M) \\
R_{\text {load }} & =60 \Omega(3571 A M)
\end{aligned}
\]
Output Impedance & & \\
\hline \multicolumn{3}{|l|}{FREQUENCY RESPONSE} \\
\hline Unity Gain Bandwidth, Small Signal Full Power Bandwidth Slew Rate, \(\mathrm{C}_{\mathrm{c}}=1000 \mathrm{pF}\) & & \[
=30 \mathrm{~V}
\] \\
\hline \multicolumn{3}{|l|}{INPUT OFFSET VOLTAGE} \\
\hline \begin{tabular}{l}
Initial at \(25^{\circ} \mathrm{C}\), max \\
Drift vs Temp., max \\
Drift vs. Supply Voltage \\
Drift vs Time \\
Drift vs. Power Dissipation (Tc constant)
\end{tabular} & & \\
\hline \multicolumn{3}{|l|}{INPUT BIAS CURRENT} \\
\hline \begin{tabular}{l}
Initial at \(25^{\circ} \mathrm{C}\), max \\
Drift vs. Temp. \\
Drift vs. Supply Voltage
\end{tabular} & doubl & \[
10^{\circ} \mathrm{C}
\] \\
\hline \multicolumn{3}{|l|}{INPUT OFFSET CURRENT} \\
\hline \begin{tabular}{l}
Initial at \(25^{\circ} \mathrm{C}\) \\
Drift vs Temp \\
Drift vs. Supply Voltage
\end{tabular} & doubl & \[
10^{\circ} \mathrm{C}
\] \\
\hline \multicolumn{3}{|l|}{INPUT IMPEDANCE} \\
\hline Differential Common-mode & & \\
\hline \multicolumn{3}{|l|}{INPUT NOISE} \\
\hline Voltage 0.01 Hz to \(10 \mathrm{~Hz}, \mathrm{p}-\mathrm{p}\) 10 Hz to 1 kHz , rms Current 001 Hz to 10 Hz , p-p 10 Hz to 1 kHz , rms & & \\
\hline \multicolumn{3}{|l|}{INPUT VOLTAGE RANGE} \\
\hline Max Safe Differential Voltage Max Safe Common-mode Voltage Common-mode Voltage, Linear Operation Common-mode Rejection & \[
\begin{array}{r}
1+V_{0} \\
+V_{1} \\
\pm(1 \\
80 \mathrm{~dB} \mathrm{r}
\end{array}
\] & \begin{tabular}{l}
ccl) \\
cc \\
0)V \\
dB, typ
\end{tabular} \\
\hline \multicolumn{3}{|l|}{TEMPERATURE RANGE (Case)} \\
\hline \begin{tabular}{l}
Specıfication \\
Operatıng \\
Storage
\end{tabular} & \(-25^{\circ}\)
\(-55^{\circ}\)
\(-55^{\circ}\) & \[
\begin{aligned}
& 15^{\circ} \mathrm{C} \\
& 25^{\circ} \mathrm{C} \\
& 25^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{NOTE:}
1. Safe Operating Area and Power Derating limitations must be observed.


TOP VIEW


The case is electrically isolated it is recommended that the case be grounded during use
*A \(1000 \mathrm{pF} \pm 20 \%\) ceramic capacitor is recommended for all circuit configurations and at all amplifier gains The capacitor's lead lengths should be short For gains above \(10 \mathrm{~V} / \mathrm{V}, \mathrm{C}_{\mathrm{C}}\) is not absolutely required but is recommended

\section*{TYPICAL PERFORMANCE CURVES}

Typıcal \(\mathrm{T}_{\text {case }}=25^{\circ} \mathrm{C}\) and \(\pm \mathrm{Vcc}= \pm 35 \mathrm{VDC}\) unless otherwise noted






VOLTAGE FOLLOWER -PULSE RESPONSE



QUIESCENT CURRENT VS SUPPLY VOLTAGE





COMMON-MODE REJECTION
VS FREQUENCY


\section*{INSTALLATION AND OPERATING INSTRUCTIONS}

\section*{GENERAL PRECAUTIONS}

\section*{Current Limiting}

It is recommended that during initial amplifier setup, particularly in breadboarding and when a lack of familiarity with the amplifier exists, that the current limit be set at about \(250 \mathrm{~mA}\left(\mathrm{R}_{x} \cong 5.6 \Omega\right)\). This will allow verification of the circuit and will minimize the possibility of damaging the amplifier. Later, when the circuit configuration and connections have been proven, the current limits can be raised to the desired value.

\section*{Minimum Heat Sink}

The 357iAM and 3572AM require a minimum heat sink of \(16^{\circ} \mathrm{C} \mathrm{W}\) or lower in order to insure thermal stability (mounting on a \(3^{\prime \prime} \times 3^{\prime \prime} \times 0.06^{\prime \prime}\) piece of \(80^{\prime} ;\) copper-clad printed circuit board material will be sufficient). Normally , this will not be a consideration since a larger heat sink will be used to provide the proper power dissipation as described in the Thermal Considerations section which follows.

\section*{Proper Grounding and Power Supply Bypassing}

Particular attention should be given to proper grounding practices because the large output currents can cause significant grounding-loop errors. Proper connections are shown in Figure 2.


FIGURE 2. Proper Power Supply Connections.
Note that the connections are such that the load current does not flow through the wire connecting the signal ground point to the power supply common. Also, power supply and load leads should be physícally separated from the amplifier input and signal leads.
The amplifier power supply should be bypassed with \(50 \mu \mathrm{~F}\) tantalum capacitors connected in parallel with \(0.01 \mu \mathrm{~F}\) ceramic capacitors connected as close to pins 3 and 6 as possible. The capacitors should be connected to the load ground rather than the signal ground.

\section*{CURRENT LIMITS}

The amplifiers are designed so that both the positive and negative load current limits can be adjusted with external resistors, \(\mathrm{R}_{+\mathrm{SC}}\) and \(\mathrm{R}_{-S C}\) respectively. The value of the resistors are given by the following equations:
\(\mathrm{R}_{+\mathrm{sC}}=\frac{1.3 \text { (volts) }}{\mathrm{I}_{+\mathrm{limut}}(\mathrm{amps})}, \mathrm{R}_{-\mathrm{sC}}=\frac{1.5 \text { (volts) }}{\mathrm{I}_{-\mathrm{lumu}}(\mathrm{amps})}\)
\(I_{l m n \prime}\) is the desired maximum current. The maximum power dissipation of the resistors is \(P_{\text {mas }}=R_{x c}\left(I_{1 \text { mutu }}\right)^{2}\). The current limits determined by the equations above are accurate to about \(\pm 10 ; \%\). The variation of \(I_{1 m, n}\) versus temperature is shown in the Typical Performance Curves. Both \(+V_{1}\) and \(-V_{\text {c, }}\) must be on for the current limits to function.

To avoid introducing unwanted inductance into the current limit circuitry. which may introduce oscillations and permanent damage, both current limit resistors must be noninductive. Do not use wire wound resistors. Carbon composition resistors are preferred and paralleling them can provide a wide current limit range at the wattage needed.
The maximum value of the negative current limit resistor is \(15 \Omega(100 \mathrm{~mA}, \mathrm{~min})\). Exceeding this value, or an open circuit, could permanently damage the internal 75S. thin-film resistor which parallel \(R_{.}(c \cdot\)
The amplifier should be used with as low a current limit as possible for the particular application. This will minimize the chance of damaging the amplifier under abnormal load conditions and increase reliability by limiting the internal power dissipation of the amplifier.

\section*{THERMAL CONSIDERATIONS}

The 3571 AM and 3572 AM are rated for \(150^{\circ} \mathrm{C}\) maximum junction temperature. The thermal resistance from junction to case \(\left(\theta_{k}\right)\) is \(2.5^{\circ} \mathrm{C} \mathrm{W}\). The corresponding Power Derating Curve is given in the Typical Performance Curves.

The internal power dissipation of the amplifier is given by the equation \(P_{1}=P_{1 P Q}+P_{D I}\) where \(P_{1 P Q}\) is the quiescent power dissipation and \(P_{1>}\) is the power dissipated in the output stage due to the load. ( \(\mathrm{For} \pm \mathrm{V}_{(\mathrm{c}}= \pm 40 \mathrm{~V}, \mathrm{P}_{\mathrm{I})}=80\) \(\mathrm{x} 0.035=2.8 \mathrm{~W}, \max )\). For the case where the amplifier is driving a grounded load ( \(\mathrm{R}_{1}\) ) with a DC voltage ( \(\pm \mathrm{V}_{\text {ouit }}\) ) the maximum value of \(P_{\mathrm{DI}}\) occurs at \(\pm \mathrm{V}_{\text {out }}= \pm \mathrm{V}_{\mathrm{c}}, 2\) and is equal to \(P_{\text {bl ma }}=\left( \pm V_{(C)}\right)^{2}, 4 R_{1}\). Figure 3 shows \(\left.P_{1}\right)\) as function of the output voltage with the load resistance as a running parameter.


FIGURE 3. Internal Power Dissipation vs. Output Voltage.
\(P_{\mathrm{DI}}\) for any other value of \(\mathrm{V}_{\mathrm{out}}\) can be computed from
\(P_{\mathrm{DI}}=\left( \pm \mathrm{V}_{\mathrm{cl}}- \pm \mathrm{V}_{\text {out }}\right) \cdot \mathrm{I}_{1}=\left( \pm \mathrm{V}_{\text {cl }}- \pm \mathrm{V}_{\text {out }}\right)\left(\frac{ \pm \mathrm{V}_{\text {out }}}{\mathrm{R}_{\mathrm{I}}}\right)\)

The use of an adequate heat sink is mandatory and thermal resistance of the heat \(\operatorname{sink}\left(\theta_{\text {h }}\right)\) can be determined from the equation:
\[
\theta_{\mathrm{h}}=\left(\mathrm{T}_{1}-\mathrm{T}_{i} \mathrm{P}_{\mathrm{D}}\right)-\theta_{\mathrm{k}}
\]
where \(T_{I}\) is the desired amplifier junction temperature \(\left(+150^{\circ} \mathrm{C}, \max \right), \mathrm{T}_{1}\) is the ambient temperature, \(\mathrm{P}_{\mathrm{D}}\) is the amplifiers dissipation, \(\mathrm{P}_{1 \mathrm{l}}=\mathrm{P}_{\mathrm{DO}}+\mathrm{P}_{\mathrm{DI}}\). and \(\theta_{1}\) is the junction to case thermal resistance of the amplifier. BurrBrown Application Note AN-83 entitled. "How to Determıne What Heat Sink to Use". is available for additional information.
The electrically isolated case of the 3571AM and 3572AM simplifies mounting the amplifiers to the heat sink (and the heat sink to any other assemblies) since there is no need tor electrical insulation. Thermal joint compound and lock washers should be used to prevent mechanical relaxation due to thermal stresses.

\section*{Safe Operating Area}

There are additional constraints on the output voltage and current other than those just due to the maximum internal power dissipation of the amplifiers. These are related to the prevention of secondary breakdown in the output stage transistors. These restrictions are shown in the Safe Operating Area Curves in the Typical Performance Curves.

\section*{Application Constraint}

Because of the possibility of damaging the output stage if frequency instability (oscillations) occurs, applications with an inductive load which will activate the current limit of the amplifier, are limited to a load impedance phase angle of less than \(60^{\circ} \mathrm{C}\) leading. over the frequency band of 10 kH 7 to \(100 \mathrm{kH} /\). Increasing the load's series, resistance will decrease the angle, if necessary. Larger inductive loads may be applied it current limit is not activated.

\section*{Frequency Compensation}

The optımum value of the compensation capacitor is 1000 pF . A \(\pm 20\) c \(/\) tolerance ceramic capacitor is recommended. The compensation capacitor should be used with all circuit configurations and at all amplifier gams (see note on Connection Diagram)

\section*{TYPICAL APPLICATIONS}


\section*{High Current - High Power OPERATIONAL AMPLIFIER}

\section*{FEATURES}
- HIGH OUTPUT POWEK

100 Watts Peak 40 Watts Continuous
-WIDE SUPPLY RANGE \(\pm 10\) to \(\pm 34\) Volts
- HIGH OUTPUT CURRENT
\(\pm 5\) Amps Peak \(\pm 2\) Amps Continuous
- SMALL SIZE: TO-3 PACKAGE
- LOW COST

\section*{APPLICATIONS}
-DC MOTORS
- AC MOTORS
- ACTUATORS
- ELECTRONIC VALVES
- SYNCROS

\section*{DESCRIPTION}

If you need to supply 100 watts peak or 40 watts continuous, yet must choose a small, easy to use op amp, you'll find the 3573 a logical solution. This hybrid IC delivers \(\pm 5 \mathrm{~A}\) peak minimum at \(\pm 20 \mathrm{~V}\) minimum to the load when operated from \(\pm 28 \mathrm{~V}\) power supplies. The design of this op amp has been optimized for low cost while preserving moderately good input and distortion characteristics.
Output circuitry provides for external current limiting resistors for both positive and negative currents. This allows current limits to be set to values dictated by the op amp's application. 3573 is
internally frequency compensated and is unconditionally stable with capacitive loads to 3300 pF .

Housed in a small, rugged, hermetically sealed 8-lead TO-3 package, 3573 will withstand severe environments far better than discrete component amplifiers. The metal case is completely electrically isolated from the amplifier circuitry. Thus, mounting is easier (no isolation washers or spacers) and the hazards of a case connected to the output or supply voltage is eliminated.

\section*{ELECTRICAL SPECIFICATIONS}

At \(\mathrm{T}_{\mathrm{cmc}}=25^{\circ} \mathrm{C}\) and \(\pm \mathrm{V}_{\mathrm{cc}}= \pm 28 \mathrm{VDC}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{3573AM} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & \\
\hline OPEN LOOP GAIN, DC & \(\mathbf{R}_{\mathbf{1}} \geqslant 30 \Omega\) & 94 & 115 & & dB \\
\hline \begin{tabular}{l}
RATED OUTPUT \\
Power to Load \({ }^{(11)}\) \\
Continuous Peak \\
Output Current Contınuous Peak Output Voltage
\end{tabular} & \(\mathrm{I}_{\text {out }}= \pm 5 \mathrm{~A}^{(4)}\) & \[
\begin{gathered}
40 \\
100 \\
\pm 2 \\
\pm 5 \\
\pm 20
\end{gathered}
\] & \(\pm 23\) & & \[
\begin{aligned}
& \mathbf{W} \\
& \mathbf{W} \\
& \mathbf{A} \\
& \mathbf{A}
\end{aligned}
\] \\
\hline DYNAMIC RESPONSE Bandwidth, Unity Gain Full Power Bandwidth Slew Rate & Small Signal & 15
135 & \[
\begin{gathered}
1 \\
23 \\
1.5
\end{gathered}
\] & & \begin{tabular}{l}
MHz \\
kHz \\
\(\mathbf{V} \mu \mathrm{s}\)
\end{tabular} \\
\hline INPUT OFFSET VOLTAGE Initial Offset vs Temperature vs Supply Voltage & \(-25^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\text {case }} \leqslant 85^{\circ} \mathrm{C}\) & & \(\pm 5\)
\(\pm 10\)
\(\pm 35\) & \[
\begin{aligned}
& \pm 10 \\
& \pm 65
\end{aligned}
\] & \[
\underset{\mu \mathrm{mV}}{\underset{\mu \mathrm{~V} / \mathrm{V}}{\mathrm{~m}} \mathrm{C}}
\] \\
\hline INPUT BIAS CURRENT Inttal vs Temperature vs Supply Voltage & \(\mathrm{T}_{\text {case }}=25^{\prime \prime} \mathrm{C}\) & & \[
\begin{gathered}
15 \\
\pm 0.05 \\
\pm 002
\end{gathered}
\] & 40 & \[
\begin{gathered}
n A \\
n A \text { " } C \\
n A \text { V }
\end{gathered}
\] \\
\hline INPUT DIFFERENCE CURRENT Initial vs Temperature & \[
\begin{gathered}
\mathrm{T}_{\text {case }}=25^{\circ} \mathrm{C} \\
-25^{\circ} \mathrm{C} \leqslant \mathrm{~T}_{\text {case }} \leqslant 85^{\circ} \mathrm{C}
\end{gathered}
\] & & \[
\begin{gathered}
\pm 5 \\
\pm 0.01
\end{gathered}
\] & \(\pm 10\) & \[
{ }_{n A}^{n A}
\] \\
\hline INPUT IMPEDANCE Differential Common-mode & & & \[
\begin{gathered}
10 \\
250
\end{gathered}
\] & & \[
\begin{aligned}
& M \Omega \\
& M \Omega
\end{aligned}
\] \\
\hline \begin{tabular}{l}
INPUT NOISE \\
Voltage Noise Current Noise
\end{tabular} & \[
\begin{aligned}
& \mathrm{f}_{\mathrm{n}}=03 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{n}}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\
& \mathrm{f}_{\mathrm{n}}=03 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{n}}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}
\end{aligned}
\] & & 3
5
20
45 & & \begin{tabular}{l}
\(\mu \dot{\mathrm{V}} \mathrm{p}-\mathrm{p}\) \(\mu\) Vrms pA p-p \\
pA rms
\end{tabular} \\
\hline \begin{tabular}{l}
INPUT VOLTAGE RANGE \\
Common-mode Voltage Common-mode Rejection
\end{tabular} & Linear Operation
\[
\mathrm{f}=\mathrm{DC}, \mathrm{v}_{\mathrm{CM}}= \pm 22
\] & \[
\begin{gathered}
\pm\binom{\left.V_{c c} l-6\right)}{70}
\end{gathered}
\] & \[
\begin{gathered}
\pm\left(\left(\mathrm{V}_{\mathrm{cc}}-3\right)\right. \\
110
\end{gathered}
\] & & \[
\underset{d B}{\mathbf{d}}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Rated Voltage Voltage Range, derated Current, quiescent
\end{tabular} & & \(\pm 10\) & \[
\begin{gathered}
\pm 28 \\
\pm 2.6
\end{gathered}
\] & \[
\begin{array}{r} 
\pm 34 \\
\pm 5
\end{array}
\] & \[
\begin{gathered}
v \\
v \\
\mathrm{vA}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operatıng, derated performa \\
Storage
\end{tabular} & & \[
\begin{aligned}
& -25 \\
& -25 \\
& -65
\end{aligned}
\] & & \[
\begin{aligned}
& +85 \\
& +85 \\
& +150
\end{aligned}
\] & \[
\begin{aligned}
& \text { "C } \\
& \text { "C } \\
& \hline \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

Supply Voltage Range \(\quad \pm 34 \mathrm{VDC}\)
\begin{tabular}{l|l} 
Internal Power Dissipation \\
\\
\\
\\
& \\
\hline 1\()\) & 45 W
\end{tabular}
\begin{tabular}{l|l} 
Differential Input Voltage \({ }^{(2)}\) & \(\pm 62\) VDC
\end{tabular}
Input Voltage Range \({ }^{(2)}\)
Storage Temperature Range \(\pm 31 \mathrm{VDC}\)

Lead Temperature (soldering, 10 sec ) \(300^{\circ} \mathrm{C}\)
Output Short-Circuit Duration \({ }^{(3)}\) Continuous Junction Temperature
\(150^{\circ} \mathrm{C}\)
1 Package must be derated based on a junction to case thermal resistance of \(28^{\circ} \mathrm{C} / \mathrm{W}\), or a junction to ambient thermal resistance of \(30^{\circ} \mathrm{C} / \mathrm{W}\).
2. For supply voltages less than \(\pm 34 \mathrm{VDC}\), the absolute maximum voltage is three volts less than supply voltage
3. Safe Operatıng Area and Power Derating Curves must be observed
4. With \(\mathrm{R} \pm \mathrm{SC}=0\).

\section*{MECHANICAL}


N()TE. Leads in true position withın 010" ( 25 mm ) R at MMC at seating plane.

Pin numbers shown for reference only. Numbers may not be marked on package.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{DIM} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} \\
\hline & MIN & MAX & MIN & MAX \\
\hline A & 1510 & 1550 & 3835 & 3937 \\
\hline B & 745 & 770 & 1892 & 1956 \\
\hline C & 260 & 300 & 660 & 762 \\
\hline D & 038 & 042 & 097 & 107 \\
\hline E & 080 & 105 & 203 & 267 \\
\hline F & \multicolumn{2}{|l|}{\(40^{\circ} \mathrm{BASIC}\)} & \multicolumn{2}{|l|}{\(40^{\circ}\) BASIC} \\
\hline G & \multicolumn{2}{|l|}{500 BASIC} & \multicolumn{2}{|l|}{127 BASIC} \\
\hline H & \multicolumn{2}{|l|}{1186 BASIC} & \multicolumn{2}{|l|}{30.12 BASIC} \\
\hline \(J\) & \multicolumn{2}{|l|}{593 BASIC} & \multicolumn{2}{|l|}{1506 BASIC} \\
\hline K & 400 & 500 & 1016 & 12.70 \\
\hline Q & 151 & 161 & 3.84 & 409 \\
\hline R & 980 & 1020 & 2489 & 2591 \\
\hline
\end{tabular}

CONNECTION DIAGRAM


\section*{TYPICAL PERFORMANCE CURVES}
(Typical at \(25^{\prime \prime}\) Case and \(\pm \mathrm{V}_{\mathrm{Cl}^{\prime}}= \pm 28\) VDC unless otherwise noted)


\title{
INSTALLATION AND OPERATING INSTRUCTIONS
}

\section*{GENERAL PRECAUTIONS}

\section*{CURRENT LIMITING}

It is recommended that during initial amplifier setup, particularly in breadboarding and when a lack of familiarity with the amplifier exists, that the current limit be set at about \(250 \mathrm{~mA}\left(\mathrm{R}_{\mathrm{SC}} \cong 2.6 \Omega\right)\). This will allow verification of the circuit and will minimize the possibility of damaging the amplifier. Later, when the circuit configuration and connections have been proven, the current limits can be raised to the desired value.

\section*{PROPER GROUNDING \& POWER SUPPLY BYPASSING}

Particular attention should be given to proper grounding practices because the large output currents can cause significant ground loop errors. Figure 1 illustrates proper connections.


FIGURE 1. Proper Power Supply Connections.
Note that the connections are such that the load current does not flow through the wire connecting the signal ground point to the power supply common. Also, power supply and load leads should be run physically separated from the amplifier input and signal leads.
The amplifier should be power supply bypassed with \(50 \mu \mathrm{~F}\) tantalum capacitors connected in parallel with 0.01 \(\mu \mathrm{F}\) ceramic capacitors connected as close to pins 3 and 6 as possible. The capacitors should be connected to the load ground rather than the signal ground.

\section*{CURRENT LIMITS}

The amplifier is designed so that both the positive and negtive load current limits can be adjusted with external resistors, \(\mathrm{R}_{+\mathrm{sc}}\) and \(\mathrm{R}_{\text {-sc }}\) respectively. The value of the resistors are given by the following equation:
\[
\mathrm{Rsc}=\frac{0.65 \text { (volts) }}{\mathrm{I}_{\mathrm{tumt}}(\mathrm{amps})}
\]
\(\mathrm{I}_{\text {limt }}\) is the desired maximum current. The maximum power dissipation of the resistors is \(P_{\text {max }}=R_{s C}\left(\mathrm{I}_{\text {lmut }}\right)^{2}\). The current limits determined by the equations above are accurate to about \(\pm 10 \%\). The variation of \(\mathrm{I}_{\text {lumt }}\) vs temperature is shown in the Typical Performance Curves.
The amplifier should be used with as low a current limit as possible for the particular application. This will minimize the chance of damaging the amplifier under abnormal load conditions and increase reliability by limiting the internal power dissipation of the amplifier.

\section*{THERMAL CONSIDERATIONS}

The 3573 AM is rated for \(150^{\circ} \mathrm{C}\) maximum junction temperature. The thermal resistance from junction to case ( \(\boldsymbol{\theta}_{\mathrm{\jmath}}\) ) is \(2.8^{\circ} \mathrm{C} / \mathrm{W}\) per watt. The corresponding Power Derating Curve is given in the Typical Performance Curves section.
The internal power dissipation of the amplifier is given by the equation \(P_{D}=P_{D Q}+P_{D L}\) where \(P_{D Q}\) is the quiescent power dissipation and \(P_{\mathrm{DL}}\) is the power dissipated in the output stage due to the load.
The thermal resistance of the required heat sink ( \(\theta_{h s}\) ) can be determined from the equation:
\[
\theta_{\mathrm{hs}}=\frac{\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{A}}}{\mathrm{P}_{\mathrm{D}}}-\theta_{\mathrm{jc}}
\]
where \(T_{J}\) is the desired amplifier junction temperature \(\left(+150^{\circ} \mathrm{C} \max \right), \mathrm{T}_{\mathrm{A}}\) is the ambient temperature, \(\mathrm{P}_{\mathrm{D}}\) is the amplifier's dissipation, \(\mathrm{P}_{\mathrm{D}}=\mathrm{P}_{\mathrm{DQ}}+\mathrm{P}_{\mathrm{DL}}\), and \(\theta_{k}\) is the junction to case thermal resistance of the amplifier.
The electrically isolated case of the 3573 AM simplifies mounting the amplifiers to the heat sink (and the heat sink to any other assemblies) since there is no need for electrical insulation. Thermal joint compound and lock washers should be used to prevent mechanical relaxation due to thermal stresses.

\section*{SAFE OPERATING AREA}

There are additional constraints on the output voltage and current other than those just due to the maximum internal power dissipation of the amplifiers. These are related to the prevention of secondary breakdown in the output stage transistors. These restrictions are shown in the SAFE OPERATING AREA CURVES in the Typical Performance Curves.


International Airport Industrial Park - P.0. Box 11400 - Tucson, Arizona 85734-Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491


FIGURE 1. Simplifier Schematic of 3580.


FIGURE 2. Simplified Schematic of 3581 and 3582.


FIGURE 3. Operation from a Single Supply.
The 3580 family of integrated circuit high voltage amplifiers provides performance which previously was only available in bulky modular packages (see Figures I and 2 ). In addition to the smaller size and inherent reliability, the integrated circuit construction offers other
advantages not normally available in modular or discrete component units. The amplifiers have thermal sensing and shut-off circuitry which automatically turns the amplifier off when the internal temperature reaches approximately \(150^{\circ} \mathrm{C}\). This is accomplished by sensing the substrate temperature and deactivating the input stage current source when the temperature reaches a critical level. As this happens, the output load current limits at a safe value and the amplifier's quiescent current decreases.
If the cause of the abnormal power dissipation is continuous (such as a short circuit across the load) the output current may remain at a low value or oscillate between two values depending on the amount of power being dissipated and the heat sink conditions seen by the amplifier. In either case, the amplifier will not sustain internal damage and will return to normal operation within a few seconds after the abnormal condition is removed.
The incorporation of thermal sensing and shut-off in the amplifier will allow the use of a smaller heat sink than would otherwise be required. This is due to the fact that the amplifier will protect itself and does not require a massive heat \(\sin k\) for protection under abnormal conditions.
Another unique feature of the 3580 family is the thorough testing of the unit receiver. In addition to the normal tests, all amplifiers are \(100 \%\) tested for input protection at the full rated differental voltage \(\left(+V_{(c}-V_{(c)}\right)\). Each unit is also \(100 \%\) tested for output short circuit to common at maximum supply voltage.
The 3581 and 3582 have a unique feature that is important in many high voltage applications. In these two models the input bias current is virtually independent of the applied common-mode voltage. This is accomplished by the true cascode input stage which keeps the drain-to-source voltage of the input transistors constant as the common-mode voltage changes.

\section*{OPERATION FROM A SINGLE SUPPLY}

It may be desirable in some applications to operate the amplifiers from a single supply. The circuit in Figure 3 illustrates a typical application.
Note that there are restrictions on the input and output voltages ( \(e_{1}\) and \(e_{0}\) ) which are necessary in order to keep the amplifier circuits operating in a linear manner.
It should be noted that when the 3581 and 3582 amplifiers are operated from a single supply, the output stage, which is still short-circuit-current limited and thermally protected, is not protected against short circuits to ground (the 3580 will still be short circuit protected under these conditions). When the amplifiers are operated from a single supply, the voltage across one of the output transistors is high enough that secondary breakdownis a consideration. The output current must be limited in order to prevent damage. This can be done by keeping the load resistor larger than \(5 \mathrm{k} \Omega\) for the 3582 and greater than \(1 \mathrm{k} \Omega\) for the 3581 .

SPECIFICATIONS
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{\begin{tabular}{l}
ELECTRICAL \\
Typical at TCASE \(=+25^{\circ} \mathrm{C}\) max unless otherwise noted
\end{tabular}} \\
\hline MODELS & 3580J & 3581J & 3582J \\
\hline \multicolumn{4}{|l|}{POWER SUPPLY} \\
\hline \begin{tabular}{l}
Voltage. \(\pm \mathrm{V}_{\mathrm{CC}}\) \\
Quiescent Current. max
\end{tabular} & \[
\begin{gathered}
\pm 15 \mathrm{VDC} \text { to } \\
\pm 35 \mathrm{VDC} \\
\pm 10 \mathrm{~mA}
\end{gathered}
\] & \[
\begin{gathered}
\pm 32 \mathrm{VDC} \text { to } \\
\pm 75 \mathrm{VDC} \\
\pm 8 \mathrm{~mA}
\end{gathered}
\] & \[
\begin{gathered}
\pm 70 \mathrm{VDC} \text { to } \\
\pm 150 \mathrm{VDC} \\
\pm 65 \mathrm{~mA} \\
\hline
\end{gathered}
\] \\
\hline \multicolumn{4}{|l|}{RATED OUTPUT} \\
\hline \begin{tabular}{l}
Voltage, \(+\mid \mathrm{VCCI}-5\) VDC, mın \\
Current. min \\
Current. Short Circuit \\
Load Capacitance. max
\end{tabular} & \[
\begin{gathered}
\pm 10 \mathrm{VDC} \text { to } \\
\pm 30 \mathrm{VDC} \\
\pm 60 \mathrm{~mA} \\
\pm 100 \mathrm{~mA}
\end{gathered}
\] & \[
\begin{gathered}
\pm 27 \mathrm{VDC} \text { to } \\
\pm 70 \mathrm{VDC} \\
\pm 30 \mathrm{~mA} \\
\pm 50 \mathrm{~mA} \\
10 \mathrm{nF}
\end{gathered}
\] & \[
\begin{gathered}
\pm 65 \mathrm{VDC} \text { to } \\
+145 \mathrm{VDC} \\
+15 \mathrm{~mA} \\
\pm 25 \mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{4}{|l|}{OPEN-LOOP GAIN} \\
\hline \begin{tabular}{l}
No Load. DC \\
Rated Load. DC. mın
\end{tabular} & \[
\begin{aligned}
& \hline 106 \mathrm{~dB} \\
& 86 \mathrm{~dB}
\end{aligned}
\] & \[
\begin{aligned}
& \hline 112 \mathrm{~dB} \\
& 94 \mathrm{~dB}
\end{aligned}
\] & \[
\begin{aligned}
& 118 \mathrm{~dB} \\
& 100 \mathrm{~dB} \\
& \hline
\end{aligned}
\] \\
\hline \multicolumn{4}{|l|}{FREQUENCY RESPONSE} \\
\hline \begin{tabular}{l}
Unity Gaın Bandwidth. Small Sıgnal \\
Full Power Bandwidth \\
Slew Rate \\
Settling Time. 0 1\%
\end{tabular} & \[
\begin{aligned}
& 100 \mathrm{kHz} \\
& 15 \mathrm{~V} / \mu \mathrm{S}
\end{aligned}
\] & \[
\begin{gathered}
5 \mathrm{MHz}, \mathrm{~min} \\
60 \mathrm{kHz} \\
20 \mathrm{~V} / \mu \mathrm{s} \\
12 \mu \mathrm{~s} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 30 \mathrm{kHz} \\
& 20 \mathrm{~V} / \mu \mathrm{s}
\end{aligned}
\] \\
\hline \multicolumn{4}{|l|}{INPUT OFFSET VOLTAGE} \\
\hline \begin{tabular}{l}
Initial at TCASE \(=+25^{\circ} \mathrm{C}\). max \\
Drift vs Temp. max \\
Drift vs Supply Voltage \\
Drift vs Time
\end{tabular} & \[
\begin{gathered}
\pm 10 \mathrm{mV} \\
\pm 30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
100 \mu \mathrm{~V} / \mathrm{V} \\
100 \mu \mathrm{~V} / \mathrm{mo}
\end{gathered}
\] & \[
\begin{gathered}
\pm 3 \mathrm{mV} \\
\pm 25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
20 \mu \mathrm{~V} / \mathrm{V} \\
50 \mu \mathrm{~V} / \mathrm{mo} \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 3 \mathrm{mV} \\
\pm 25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
20 \mu \mathrm{~V} / \mathrm{V} \\
50 \mu \mathrm{~V} / \mathrm{mo} \\
\hline
\end{gathered}
\] \\
\hline \multicolumn{4}{|l|}{INPUT BIAS CURRENT} \\
\hline Initial at \(T_{\text {CASE }}=+25^{\circ} \mathrm{C}\) max Drift vs Temp Drift vs Suppiy Voltage & \begin{tabular}{l}
\[
-50 \mathrm{pA}
\] \\
0 5pA/V
\end{tabular} & -20 pA
doubles every \(10^{\circ} \mathrm{C}\)
\(02 \mathrm{pA} / \mathrm{V}\) & \begin{tabular}{l}
-20pA \\
0 2pA/V
\end{tabular} \\
\hline \multicolumn{4}{|l|}{INPUT OFFSET CURRENT} \\
\hline Initial at TCASE \(=+25^{\circ} \mathrm{C}\). max Drift vs Temp Drift vs Supply Voltage & 0 5pA/V & \[
\begin{gathered}
\pm 20 \mathrm{pA} \\
\text { doubles every } 10^{\circ} \mathrm{C} \\
02 \mathrm{pA} / \mathrm{V} \\
\hline
\end{gathered}
\] & 0 2pA/V \\
\hline \multicolumn{4}{|l|}{INPUT IMPEDANCE} \\
\hline Differential Common-mode & & \[
\begin{gathered}
\hline 1011 \Omega \text { 10pF } \\
1011 \Omega!
\end{gathered}
\] & \\
\hline \multicolumn{4}{|l|}{INPUT NOISE} \\
\hline Voltage 001 Hz to 10 Hz . p-p 10 Hz to 1 kHz . rms Current 001 Hz to 10 Hz . p-p & \[
\begin{aligned}
& 1 \mu V \\
& 1 \mathrm{pA}
\end{aligned}
\] & \[
\begin{gathered}
5 \mu \mathrm{~V} \\
17 \mu \mathrm{~V} \\
03 \mathrm{pA} \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 1.7 \mu \mathrm{~V} \\
& 0.3 \mathrm{pA}
\end{aligned}
\] \\
\hline \multicolumn{4}{|l|}{INPUT VOLTAGE RANGE} \\
\hline Max Safe Differential Voltage(1) Max Safe Common-mode Voltage Common-mode Voltage. Linear Operation Common-mode Rejection & \[
\begin{gathered}
+\quad \mathrm{VCCl}-8 \mathrm{~V} \\
86 \mathrm{~dB}
\end{gathered}
\] & \[
\begin{gathered}
+V_{c c}+1-V_{c c \mid} \\
+V c c \text { to }-V_{c c} \\
\\
\pm, V_{c c I}-10 \mathrm{~V} \\
110 \mathrm{~dB}
\end{gathered}
\] & \[
\begin{gathered}
\pm \mathrm{V}_{\mathrm{cc}}-10 \mathrm{~V} \\
110 \mathrm{~dB}
\end{gathered}
\] \\
\hline \multicolumn{4}{|l|}{TEMPERATURE Case} \\
\hline Specification Operatıng Storage & & \[
\begin{gathered}
0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}
\end{gathered}
\] & \\
\hline
\end{tabular}

NOTE
1 On Models 3581 and 3582 the inputs may be damaged by pulses at pins 5 or 6 with \(\mathrm{dV} / \mathrm{dt} \geqslant 1 \mathrm{~V} / \mathrm{ns}\) A Any possible damage can be elıminated by limiting the input current to 150 mA with external resistors in series with those pins No external protection is needed for slower voltage


*The case is electrically isolated It is recommended that the case be grounded during use

\title{
TYPICAL PERFORMANCE CURVES
}

TCASE \(=+25^{\circ} \mathrm{C}\) and \(\pm \mathrm{VCC}\) max unless otherwise noted




COMMON-MODE REJECTION VS FREQUENCY


SLEW RATE VS SUPPLY VOLTAGE AT FULL LOAD


OPEN-LOOP GAIN VS SUPPLY VOLTAGE AT MAX LOAD


TOTAL INPUT NOISE VOLTAGE VS SOURCE RESISTANCE


MAXIMUM COMMON-MODE VOLTAGE VS FREQUENCY


CURRENT LIMIT VS


MAXIMUM POWER DISSIPATION


TOTAL LOW FREQUENCY INPUT NOISE VS SOURCE RESISTANCE


POWER SUPPLY REJECTION VS FREQUENCY


\section*{BURR-BROWN:}


\section*{High Voltage - High Current OPERATIONAL AMPLIFIER}

\section*{FEATURES}
- HIGH OUTPUT SWINGS. Up to \(\pm 140 \mathrm{~V}\)
- LARGE LOAD CURRENTS. \(\pm 75 \mathrm{~mA}\)
- PROTECTED OUTPUT STAGE, Automatic Thermal Shutoff
- REDUCES SOURCE LOADING, \(10^{11_{\Omega}}\) Input \(Z\)
- PRESERVES SYSTEM ACCURACY, 110dB CMR 20pA Bias Current

\section*{APPLICATIONS}
- PROGRAMMABLE POWER SUPPLY OUTPUT AMPLIFIER
- high voltage current source
- POWER BOOSTER
- high VOLtage integrator
- DIFFERENTIAL AMPLIFIER FOR HIGH COMMON-MODE VOLTAGE CIRCUITS

\section*{DESCRIPTION}

I he 3583 is the first integrated circuit operational amplifer to provide output voltageswings of \(\pm 140 \mathrm{~V}\) with currents as high as \(\pm 75 \mathrm{~mA}\).
I he amplifier operates over a wide supply range \(( \pm 50 \mathrm{VDC}\) to \(\pm 150 \mathrm{VDC})\) and has excellent input characterintios (110dB CMR. 3 mV Vin. \(25 \mu \mathrm{~V}^{\prime \prime} \mathrm{C}^{\prime}\) \(\left.\Delta V_{i n} \Delta I\right)\)
I he monolithic FET input stage has low bias current ( 20 pA ) which minimizes the oft set voltages caused by the blas current and the large resistances normally assoclated with high voltage circuits.

The input stage is protected against overvoltages and the output stage is protected against short-circuits to ground tor supply voltages below \(\left.\pm 100 \mathrm{~V}^{\prime} \mathrm{I}\right)(\mathrm{A}\) special thermal sensing circuit prevents damage to the amplifier by automatically shutting the amplifier down when too much power is being dissipated.
I wo temperature ranges are a vailable: \(0^{\prime \prime} \mathrm{C}\) to \(+70^{\prime \prime} \mathrm{C}\) ( 3583 JM ) and \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}(3583 \mathrm{AM})\).


\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

Specifications typical at \(\mathrm{TCASE}=+25^{\circ} \mathrm{C}\) and \(\pm \mathrm{VCC}=150 \mathrm{VDC}\) unless otherwise noted
\begin{tabular}{|c|c|c|}
\hline MODELS & 3583AM & 3583JM \\
\hline \multicolumn{3}{|l|}{POWER SUPPLY} \\
\hline \begin{tabular}{l}
Voltage, \(\pm \mathrm{V}_{\mathrm{Cc}}\) \\
Quiescent Current, max
\end{tabular} & \multicolumn{2}{|l|}{\(\pm 50 \mathrm{VDC}\) to \(\pm 150 \mathrm{VDC}\) 85 mA} \\
\hline \multicolumn{3}{|l|}{RATED OUTPUT} \\
\hline Voltage, \(\pm\) (| VCc|-10)VDC, mın Current, min Current, Short Circuit Load Capacitance, max & \[
\pm 40 \mathrm{VD}
\] & OVDC \\
\hline \multicolumn{3}{|l|}{OPEN-LOOP GAIN} \\
\hline No Load, DC Rated Load, DC & \multicolumn{2}{|l|}{\begin{tabular}{l}
118 dB \\
94dB, min; 105dB, typ
\end{tabular}} \\
\hline \multicolumn{3}{|l|}{FREQUENCY RESPONSE} \\
\hline Unity Gaın Bandwidth, Small Signal Full Power Bandwidth, \(\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega\) Slew Rate Settlıng Tıme, 0 1\% & \multicolumn{2}{|c|}{\[
\begin{gathered}
5 \mathrm{MHz} \\
60 \mathrm{kHz} \\
30 \mathrm{~V} / \mu \mathrm{sec} \\
12 \mu \mathrm{sec}
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{INPUT OFFSET VOLTAGE \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)} \\
\hline \begin{tabular}{l}
Initial at \(25^{\circ} \mathrm{C}\), max \\
Drift vs Temp, max \\
Drift vs Supply Voltage \\
Drift vs Time
\end{tabular} & \multicolumn{2}{|c|}{\[
\begin{gathered}
\pm 3 \mathrm{mV} \\
\pm 23 \mu /{ }^{\circ} \mathrm{C} \\
\pm 20 \mu \mathrm{~V} / \mathrm{V} \\
\pm 50 \mu \mathrm{~V} / \mathrm{mo}
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{INPUT BIAS CURRENT} \\
\hline \begin{tabular}{l}
Initial at \(25^{\circ} \mathrm{C}\), max \\
Drift vs Temp \\
Drift vs Supply Voltage
\end{tabular} & \multicolumn{2}{|r|}{\[
\begin{gathered}
-20 \mathrm{pA} \\
\text { doubles every } 10^{\circ} \mathrm{C} \\
0.2 \mathrm{pA} / \mathrm{V}
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{INPUT OFFSET CURRENT} \\
\hline \begin{tabular}{l}
Initial at \(25^{\circ} \mathrm{C}\) \\
Drift vs Temp \\
Drift vs Supply Voltage
\end{tabular} & \multicolumn{2}{|r|}{\[
\begin{gathered}
\pm 20 \mathrm{pA} \\
\text { doubles every } 10^{\circ} \mathrm{C} \\
02 \mathrm{pA} / \mathrm{V}
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{INPUT IMPEDANCE} \\
\hline Differential Common-mode & \multicolumn{2}{|c|}{\(1011 \Omega \| 10 \mathrm{pF}\) \(1011 \Omega\)} \\
\hline \multicolumn{3}{|l|}{INPUT NOISE} \\
\hline \[
\begin{aligned}
& \text { Voltage } 001 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}, \mathrm{p}-\mathrm{p} \\
& 10 \mathrm{~Hz} \text { to } 1 \mathrm{kHz} \text {, rms } \\
& \text { Current } 001 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}, \mathrm{p}-\mathrm{p}
\end{aligned}
\] & \multicolumn{2}{|c|}{\[
\begin{gathered}
5 \mu \mathrm{~V} \\
17 \mu \mathrm{~V} \\
03 p \mathrm{~A}
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{INPUT VOLTAGE RANGE} \\
\hline \begin{tabular}{l}
Max Safe Differential Voltage(1) Max Safe Common-mode Voltage Common-mode Voltage, Linear Operation \\
Common-mode Rejection
\end{tabular} & \multicolumn{2}{|r|}{\[
\begin{gathered}
\left(+V_{c c}+\left|-V_{c c}\right|\right) \\
+V_{c c} \text { to }-V_{c c} \\
\pm\left(\left|V_{c c}\right|-10\right) V \\
110 \mathrm{~dB}
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{TEMPERATURE RANGE (Case)} \\
\hline Specification Operating Storage & \multicolumn{2}{|l|}{\[
\begin{array}{c|c}
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} & 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{array}
\]} \\
\hline
\end{tabular}

\section*{NOTES}

1 The inputs may be damaged by pulses at pins 5 or 6 with \(d V / d t \geqslant 1 \mathrm{~V} / \mathrm{nsec}\). Any possible damage can be elımınated by limitıng the input current to 150 mA with external resistors in series with those pins No external protection is needed for slower voltage changes


CONNECTION DIAGRAM
(Top View)
Optional
Offset Adjust No internal connection.
The metal case is electrically isolated.
It is recommended that the case be
grounded during use.

\section*{TYPICAL PERFORMANCE CURVES}

Typical at TCASE \(=+25^{\circ} \mathrm{C}\) and \(\pm \mathrm{VCC}=150 \mathrm{VDC}\) unless otherwise noted


\section*{APPLICATIONS INFORMATION}

The 3583 is a high voltage, high output current integrated circuit operational amplifier. Its ease of use, compact size. and excellent input and output specifications makes it well suited for a wide variety of high voltage applications.

The equivalent circuit for the 3583 is shown in Figure 1. The design uses a monolithic FET input stage for high input impedance, low bias current, and low voltage drift lersus temperature. The offset voltage at \(25^{\prime \prime} \mathrm{C}\) and the drift versus temperature are compensated by state-of-theart laser-trimming techniques. They are low enough so that user-trimming will not be required in most applicaions. The high input impedance provides negligible source impedance loading errors when the noninverting circuit configuration is used. The low bias currents minimize offset errors when large values of source and feedback resistors are used.


FIGURE 1. 3583 Equivalent Circuit.
A true cascade input stage is used together with considerable protection circuitry. There are voltage limiting transistors to prevent damage due to reverse bias breakdown of the input pair and current limiting resistors to limit the input current to 1 mA with the inputs at \(\pm 150\) volts. The units are conservatively rated (and 100\% tested) at full rated differential voltage \((+150 \mathrm{~V}\) and -150 V ) but typically will withstand a 50 '; overvoltage without damage.

The unit operates over a wide supply range ( \(\pm 50 \mathrm{~V}\) to \(\pm 150 \mathrm{~V}\) ) with outstanding common-mode rejection ( 110 dB ). It also has another feature which is important in many high voltage applications. The input bias current is virtually independent of applied common-mode voltage. I he output circuit has a unique protection feature which is only practical in integrated-circuit amplifiers - selfcontained automatic thermal sensing and shutoff circuitry which automatically turns the amplifier off when the internal temperature reaches approximately \(150^{\circ} \mathrm{C}\). This is accomplished by sensing the substrate temperature and deactivating the amplifier's biasing network when the temperature reaches \(150^{\circ} \mathrm{C}\). As this happens, the output load current limits at a safe value and the amplifier's quiescent current decreases. The output current will remain at a low value or oscillate between two values depending on the amount of power being dissipated and the heat sink conditions seen by the amplifier. In either case, the amplifier will not sustain internal damage and will return to normal operation within a few seconds after the abnormal load condition is removed.
The internal thermal protection removes some of the constraints of power derating for abnormal operating conditions. The amplifier will protect itself for many conditions of excess power dissipation (see the Power Derating Curve). This allows the use of a smaller heat sink to protect against abnormal output conditions since the amplifier has its own internal protection for many conditions of excess power dissipation. The output constraints of the Recommended Safe Operating Area curves must still be observed.
The 3583 has several other features that improve its utility. For instance, the metal case of the unit is completely electrically isolated. (This can be contrasted to most power semiconductors where the case is connected to the collector of the device.) This simplifies mounting and reduces cost since the need for insulating spacers and bushings is eliminated. The hermetically sealed package improves reliability and will more easily withstand severe environments than do discrete component amplifiers. The small package size reduces weight and makes mounting more convenient.

Burr-Brown offers three heat sinks as accessories; 0803 HS with a thermal resistance of \(12^{\circ} \mathrm{C} /\) watt, 0804 HS at \(4.2^{\circ} \mathrm{C} /\) watt, and 0805 HS at \(3^{\circ} \mathrm{C} /\) watt. A convenient mating connector, 0803 MC is also a vailable.

\section*{OPERATIONAL AMPLIFIER}

High Voltage

\section*{FEATURES}
- TYPICAL GAIN-BANDWIDTH, 50MHz
- OUTPUT, +145V
- PROTECTED OUTPUT, automatic thermal shutoff
- BIAS CURRENT, -2OpA
- CMR, 110dB
- SLEW RATE, \(150 \mathrm{~V} / \mu \mathrm{s}\)

\section*{APPLICATIONS}
- ANALOG SIMULATORS
- digitally-controlled power supplies
- CRT DEFLECTION
- ELECTROSTATIC TRANSDUCERS

\section*{DESCRIPTION}

The 3584 is a high voltage, integrated circuit operational amplifier that will provide up to \(\pm 145 \mathrm{~V}\) output.
The amplifier will provide a gain-bandwidth product of 20 MHz minimum, 50 MHz typical. The amplifier uses external frequency compensation (one \(\mathbf{R}\) and one \(\mathbf{C}\) ) so that the user may optimize the bandwidth and slew rate for his particular application.
The amplifier operates over a wide supply range \(( \pm 70 \mathrm{VDC}\) to \(\pm 150 \mathrm{VDC})\) and has excellent input characteristics ( \(110 \mathrm{dBCMR}, 3 \mathrm{mV} \mathrm{E}_{o s}\), and \(25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) E Drift). The input stage is a FET. The low -20pA bias current minimizes the offset errors caused by the large value resistors normally used in high voltage circuits.
The input stage is protected against overvoltages and the output stage is protected against short circuits to ground. A special thermal sensing circuit helps to prevent damage to the amplifier by automatically shutting the amplifier down when too much power is being dissipated.

\section*{DISCUSSION}

The 3584 is a high voltage, integrated circuit operational amplifier. Its ease of use, compact size, and excellent input and output specifications makes it well suited for a wide variety of high voltage and high speed applications.

The design uses a monolithic FET input stage for high input impedance, low bias current, and low voltage drift versus temperature. The offset voltage and the drift are laser trimmed. They are low enough so that user trimming will not be required in most applications.

To achieve the high common-mode voltage capability and rejection a true cascode input stage is used together with considerable protection circuitry. There are voltage limiting diodes to prevent damage due to reverse bias breakdown of the input pair and current limiting resistors to limit the steady state input current to 1 mA with the inputs at \(\pm 150\) volts. The units are conservatively rated (and \(100 \%\) tested) at full rated differential voltage ( +150 and -150 V ) but typically will withstand a \(50 \%\) overvoltage without damage.

It also has another feature which is important in many high voltage applications. The input bias current is virtually independent of applied common-mode voltage. This is a benefit of the true cascode input stage which keeps the drain to source voltage of the input transistors constant as the common-mode voltage changes.

The amplifier contains automatic thermal sensing and shut-off circuitry which automatically turns the amplifier off when the internal (substrate) temperature reaches approximately \(150^{\circ} \mathrm{C}\). This is accomplished by sensing the substrate temperature and deactivating all current sources when the temperature reaches a critical level. As this happens, the output current gradually decreases to zero. The output current may remain at a low value or oscillate between 2 values depending on the amount of power being dissipated and the heat sink conditions seen by the amplifier. In either case, the amplifier will not sustain internal damage and will return to normal operation within a few seconds after the abnormal condition is removed.

The incorporation of thermal sensing and shut-off in the amplifier will require a smaller heat sink than normal. This is due to the fact that the amplifier will protect itself and does not require a massive heat sink for protection under abnormally high power dissipation.

The 3584 has several other features that improve its utility. The metal case of the unit is completely electrically isolated. This simplifies mounting and reduces cost since the need for insulating spacers is eliminated. The hermetically sealed package improves reliability and will withstand severe environments better. And the small package size reduces weight and makes mounting more convenient.

\section*{OPERATION FROM A SINGLE SUPPLY}

It may be desirable in some applications to operate the amplifiers from a single supply. The circuit in Figure 1 illustrates a typical application. Note that there are restrictions on the input and output voltages ( \(e_{1}\) and \(e_{0}\) ) which are necessary in order to keep the amplifier circuits operating in a linear manner.
It should be noted that when the amplifier is operated from a single supply, the output stage, which is still short circuit current limited and thermally protected, is not protected for short circuits to ground under all operating conditions. Consult the safe operating area curve.


FIGURE 1. Operation from a single supply.


FIGURE 2. High Speed, High Voltage DAC.

\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{} \\
\hline MODELS & 3584JM \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Voltage. \(\pm\) V., \\
Quiescent Current. max
\end{tabular} & \[
\pm 70 \text { to } \pm 150 \mathrm{VDC}
\] \\
\hline \begin{tabular}{l}
RATED OUTPUT \\
Voltage. \(\pm\left(\left|V_{.}\right|-5\right) V D C\), min Current, min \\
Current, Short Circuit \\
I oad Capactance, max
\end{tabular} & \[
\begin{gathered}
\pm 65 \text { to } \pm 145 \mathrm{VDC} \\
\pm 15 \mathrm{~mA} \\
\pm 25 \mathrm{~mA} \\
10 \mathrm{nF}
\end{gathered}
\] \\
\hline OPEN LOOP GAIN No Load, DC Rated Load. DC, min & \[
\begin{aligned}
& 120 \mathrm{~dB} \\
& 100 \mathrm{~dB}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
FREQUENCY RESPONSE \\
nity (idin Banduidth. Small Signal \\
Gain-bandwidth Product, \(f=1 \mathrm{kHz}, \mathrm{G}=100\) \\
Full Power Bandwidth, \(G=100\) \\
Slew Rate, \(G=100\) \\
Setting Time. \(01 \prime_{i}, G=100\)
\end{tabular} &  \\
\hline \begin{tabular}{l}
INPUT OFFSET VOLTAGE \\
Initial (a \(25^{\circ} \mathrm{C}, \mathrm{max}\) \\
Drift w I emp. max \\
Drift 以 Supply Voltage \\
Dritt い I ime
\end{tabular} &  \\
\hline \begin{tabular}{l}
INPUT BIAS CURRENT \\
Initial@ \(\mathbf{2 5 ^ { \circ }} \mathrm{C}\), max \\
Drift vs Temp \\
Drift vs Supply Voltage
\end{tabular} & \[
\begin{gathered}
-20 \mathrm{pA} \\
\text { doubles every } 10^{\circ} \mathrm{C} \\
02 \mathrm{pA}^{2} / \mathrm{V}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT OFFSET CURRENT \\
Intual @ \(25^{\circ} \mathrm{C}\) \\
Drift vs Temp \\
Drift vs Supply Voltage
\end{tabular} & \[
\underset{\substack{ \pm 20 \mathrm{pA} \\ \text { doubles every } \\ 0.20^{\circ} \mathrm{PA} / \mathrm{V}}}{ }
\] \\
\hline INPUT IMPEDANCE Differential Common Mode &  \\
\hline INPUT NOISE Voltage 001 Hz to 10 Hz p-p 10 Hz to 1 kHz rms Current 0.01 Hz to 10 Hz p-p & \[
\begin{aligned}
& 5 \mu \mathrm{~V} \\
& 1.7 \mu \mathrm{~V} \\
& 0.3 \mathrm{pA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
INPUT VOLTAGE RANGE \\
Max Safe Differential Voltage \({ }^{(1)}\) \\
Max Safe Common Mode Voltage \\
Common Mode Voltage, Linear Operation \\
Common Mode Rejection
\end{tabular} &  \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE (Case) \\
Specification \\
Operatıng \\
Storage
\end{tabular} & \begin{tabular}{l}
\(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) \\
\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline
\end{tabular}


Connector: 0803MC
Heatsinks: \(0803 \mathrm{HS}, 0804 \mathrm{HS}\), or 0805 HS
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{ Compensation } \\
\hline Gain & \(\mathrm{C}_{\mathrm{C}}\) & \(\mathrm{R}_{\mathrm{c}}\) \\
\hline 1 & 10 nF & \(200 \Omega\) \\
\hline 10 & 500 pF & \(2 \mathrm{k} \Omega\) \\
\hline 100 & 50 pF & \(20 \mathrm{k} \Omega\) \\
\hline 1000 & \multicolumn{2}{|c|}{ not required } \\
\hline
\end{tabular}

\footnotetext{
For intermediate values of gain, R and C values may be interpolated
I he case is electrically isolated It is recommended that the casc be grounded during use.
}

\section*{TYPICAL PERFORMANCE CURVES}

Iypical at \(25^{\circ} \mathrm{C}\) and \(\pm \mathrm{V}_{\text {cc }}\) max unless otherwise noted.



\section*{INSTRUMENTATION AMPLIFIERS}

\section*{WHAT IS AN INSTRUMENTATION AMPLIFIER?}

An instrumentation amplifier is a closed-loop, differential input, gain block. It is a committed circuit with the primary function of accurately amplifying the voltage applied to its inputs.
Ideally, the instrumentation amplifier responds only to the difference between the two input signals and exhibits extremely high impedance between the two input terminals, and from each terminal to ground. The output voltage is developed single-ended with respect to ground and is equal to the product of amplifier gain and the difference of the two input voltages. See Figure 1.


Figure 1. Idealized Model of an Instrumentation Amplifier.

Amplifier gain (G) is normally set by the user with a single external resistor. The properties of this model may be summarized as infinite input impedance, zero output impedance, the output voltage proportional to only the difference voltage ( \(e_{2}-e_{1}\) ), a precisely known gain constant (G) (implying no nonlinearity), and unlimited bandwidth. This amplifier would completely
reject signal components common to both inputs (common-mode rejection) and would exhibit no DC offset voltage or drift.

\section*{CHARACTERISTICS OF INSTRUMENTATION AMPLIFIERS}

It is desirable to achieve, as close as possible, the characteristics of the ideal instrumentation amplifier. The following paragraphs are a discussion of the other-than-ideal characteristics of instrumentation amplifiers.

\section*{INPUT IMPEDANCE}

A simple model of a realistic instrumentation amplifier is shown in Figure 2. The impedance \(Z_{\text {ID }}\) represents the differential input impedance. The com-mon-mode input impedance \(\mathrm{Z}_{\mathrm{ICM}}\) is represented as two equal components, \(2 \mathrm{Z}_{\mathrm{ICM}}\), from each input to ground. These finite resistances contribute an effective gain error due to loading of the source resistance. The instrumentation amplifier provides a load on the source of \(\mathrm{Z}_{\mathrm{I}}=\mathrm{Z}_{\mathrm{ID}} \| \mathrm{Z}_{\mathrm{ICM}}\). If source impedance is \(R_{s}=R_{S 1}+R_{s 2}\), the gain error caused by this loading is:
\[
\text { Gain Error }=1-\frac{Z_{I}}{Z_{I}+R_{S}}=\frac{R_{S}}{Z_{I}+R_{S}} \cong \frac{R_{S}}{Z_{I}} \text { if } Z_{I} \gg R_{S}
\]

If \(R_{s}\) is \(10 \mathrm{k} \Omega\) and \(\mathrm{Z}_{\mathrm{I}}\) is \(10 \mathrm{M} \Omega\),
\[
\text { Gain Error } \cong \frac{10 \times 10^{3}}{10 \times 10^{6}}=0.1 \%
\]


Figure 2. Simple Model of an Instrumentation Amplifier Shown in a Typical Application Configuration.

The DC common-mode input impedance \(\mathrm{Z}_{\mathrm{ICM}}\) will be independent of gain. The DC differential input impedance \(\mathrm{Z}_{\mathrm{ID}}\) may vary as a function of gain. Specifications give the worst-case value. The nonzero output impedance of the amplifier will also create a gain error, the value of which depends on the load resistance.

\section*{NONLINEARITY}

The linearity of gain is possibly of more importance than the gain accuracy, since the value of the gain can be adjusted to compensate for simple gain errors. The nonlinearity is specified to be the peak deviation from a "best fit" straight line, expressed as a percent of peak-to-peak full scale output.

\section*{COMMON-MODE REJECTION}

As illustrated in Figure 2, the output voltage has two components. One component is proportional to the differential input voltage \(e_{D}=\left(e_{2}-e_{1}\right)\). The second component is proportional to the common-mode input voltage. The common-mode voltage which appears at the amplifier's input terminals is defined as \(e_{C M}=e_{2}+e_{1} / 2\). This may consist of some common-mode voltage in the source itself, \(\mathrm{e}_{\mathrm{CM}^{*}}\) (such as bridge excitation) plus any noise voltage, \(e_{N}\), between the source common and the amplifier common. As shown in Figure 2, the constant G represents the differential amplifier gain factor (fixed by the external gain-setting resistor). The constant (G/CMRR) represents the common-mode signal gain of the amplifier. The CMRR (commonmode rejection ratio) is the ratio of differential gain to common-mode gain. Thus CMRR is proportional to the differential gain and CMRR increases as the differential gain (G) increases. Hence, CMRR is usually specified for the maximum and the minimum values of gain of the amplifier. The commonmode rejection may be expressed in dB as \(\mathrm{CMRR}(\mathrm{dB})=20 \log _{10} \mathrm{CMRR}\). For an ideal instrumentation amplifier the output voltage component due to common-mode voltage should be zero. For a realistic instrumentation amplifier, the CMRR though very high, is still not infinite and so will cause an error voltage of \(\mathrm{e}_{\mathrm{CM}} / \mathrm{CMRR} \times \mathrm{G}\) to appear at the output.

\section*{SOURCE IMPEDANCE UNBALANCE}

If the source impedances are unbalanced, the source voltages \(\left(e_{C M}+e_{N}\right)\) are divided unequally upon the common-mode impedance, and a differential signal is developed at the amplifier's input. This error signal cannot be separated from the desired signal. In the circuit in Figure 2 if \(R_{S 2}=0, R_{S 1}\) \(=1 \mathrm{k} \Omega, \mathrm{e}_{\mathrm{CM}}+\mathrm{e}_{\mathrm{N}}=10 \mathrm{~V}\), and \(\mathrm{Z}_{\mathrm{CM}}=100 \mathrm{M} \Omega\), then the effect of unbalance is to generate a voltage:
\[
e_{2}-e_{1}=10 \mathrm{~V}-10 \mathrm{~V} \frac{10^{8}}{10^{8}+10^{3}}=10 \mathrm{~V} \frac{10^{3}}{10^{8}+10^{3}} \cong \frac{10 \mathrm{~V}}{10^{5}}=0.1 \mathrm{mV}
\]

If \(e_{D}\) full scale is 10 mV then this error is
\[
\text { Error }=\frac{0.1 \mathrm{mV}}{10 \mathrm{mV}}=1 \% \text { of full scale }
\]

\section*{OFFSET VOLTAGE AND DRIFT}

Most instrumentation amplifiers are two-stage devices-they have a variable gain input stage and a fixed gain output stage. If \(\mathrm{V}_{\mathrm{I}}\) and \(\mathrm{V}_{\mathrm{o}}\) are the offset voltages of the input and output stages respectively, then the amplifiers total offset voltage referred to the input \((R T I)=V_{I}+V_{d} / G\), where \(G\) is the amplifier's gain. (Note that total \(\mathrm{E}_{\mathrm{os}}\) (RTI) x G appears at the output.)
The initial offset voltage is usually adjustable to zero. Therefore voltage drift is the more significant term because it cannot be nulled. The offset voltage drift also has two components-one due to the input stage of the amplifier and the other due to the output stage. When the amplifier is operated at high gain, the drift of the input stage dominates. At low values of gain, the drift of the output stage will be the major component of drift. When the total output drift is referred to the input, the effective input voltage drift is largest for low values of gain. Output voltage drift will always be lowest at low gains. If \(\Delta \mathrm{V}_{\mathrm{I}} / \Delta \mathrm{T}=2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) and \(\Delta \mathrm{V}_{d} / \Delta \mathrm{T}=500 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) and the amplifier in a gain of \(1000 \mathrm{~V} / \mathrm{V}\) is nulled at \(25^{\circ} \mathrm{C}\), then at \(65^{\circ} \mathrm{C}\) the offset voltage will be
\[
\begin{aligned}
\mathrm{E}_{\mathrm{os}}(\text { RTI }) 65^{\circ} & =40^{\circ} \mathrm{C}\left[2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}+\left(500 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} / 1000 \mathrm{~V} / \mathrm{V}\right)\right] \\
& =40^{\circ} \mathrm{C}\left(2.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)=100 \mu \mathrm{~V}=0.1 \mathrm{mV}
\end{aligned}
\]

If the full scale input is 10 mV , then the error due to voltage drift is
\[
\text { Error }=\frac{0.1 \mathrm{mV}}{10 \mathrm{mV}}=1 \% \text { of full scale }
\]

\section*{INPUT BIAS AND OFFSET CURRENTS}

The input bias currents are the currents that flow out of (or into) either of the two inputs of the amplifier. They are the base currents for bipolar input stages and the leakage currents for JFET input stages. Offset current is the difference of the two bias currents.
The bias currents flowing into the source resistances will generate offset voltages of \(E_{O S 2}=I_{B 2} \times R_{S 2}\) and \(E_{O S 1}=I_{B 1} \times R_{S 1}\). If \(R_{S 1}=R_{S 2}=R_{S} / 2\), the offset voltage at the input is \(\mathrm{E}_{\mathrm{OS} 2}-\mathrm{E}_{\mathrm{OS} 1}=\mathrm{I}_{\mathrm{OS}} \times \mathrm{R}_{\mathrm{S}} / 2\). This input-referred offset error may be compared directly with the input voltage to compute percent error. (Note that the source must be returned to power supply common or \(R_{s}\) will be infinite and the amplifier will saturate.)

\section*{APPLICATIONS OF INSTRUMENTATION AMPLIFIERS}

Instrumentation amplifiers are generally used in applications where extracting and accurately amplifying low level differential signals riding on high common-mode voltages ( \(\pm 10 \mathrm{~V}\) ) is very important. Such applications require high input impedance, high CMRR, low input noise, and excellent DC level stability (low offset voltage drift).
Instrumentation amplifiers are used as transducer amplifiers for various types of transducers such as strain gauge bridges, load cells, thermistor networks, thermocouples, current shunts, biological probes, weather gauges, and so forth. Other applications include recorder preamplifiers, multiplexer buffers, servo error amplifiers, current sensors, signal conditioners in process control and data acquisition systems, and in general measurements of small differential signals riding on common-mode voltages.
The small size, low cost, and high performance of these amplifiers offer an attractive approach for data acquisition applications, that is, assigning a fixed-gain amplifier to each transducer and locating the amplifier physically near the transducer. This approach largely eliminates common-mode noise pickup problems since a high level signal (rather than a low level transducer signal) is then transmitted to the data gathering station. The result is a higher signal/noise ratio at the output. Using one amplifier per point may well be more economical, as well as offering better performance and flexibility, than the approach of using low level multiplexers.

\section*{INSTRUMENTATION AMPLIFIERS SELECTION GUIDES}

The following Selection Guides show parameters for the high grade. Refer to the Product Data Sheet for a full selection of grades. Models shown in boldface are new products introduced since publication of the previous Burr-Brown IC Data Book.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Description} & \multirow[b]{2}{*}{Model} & \multirow[t]{2}{*}{Gain Range} & \multirow[t]{2}{*}{Gain ccuracy, G=100 \(25^{\circ} \mathrm{C}\), \(\max (\%)\)} & \multirow[b]{2}{*}{\begin{tabular}{l}
Gain \\
Drift,
\[
\mathrm{G}=100
\] \\
(ppm/ \({ }^{\circ} \mathrm{C}\) )
\end{tabular}} & \multirow[b]{2}{*}{\begin{tabular}{l}
Non- \\
Linearity
\[
G=100
\]
\[
\max (\%)
\]
\end{tabular}} & \multicolumn{2}{|l|}{Input Parameters} & \multirow[t]{2}{*}{\begin{tabular}{l}
Dynamic \\
Response,
\[
G=100
\] \\
\(\pm 3 \mathrm{~dB}\) BW
(kHz)
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{l}
Temp \\
Range \({ }^{(1)}\)
\end{tabular}} & \multirow[b]{2}{*}{Pkg} & \multirow[b]{2}{*}{Page} \\
\hline & & & & & & \[
\begin{aligned}
& \mathrm{CMR}^{(6)} \\
& \min (\mathrm{dB})
\end{aligned}
\] & Offset
Voltage
vs Temp
\(\max \left(\mu \vee /{ }^{\circ} \mathrm{C}\right)\) & & & & \\
\hline \multirow[t]{4}{*}{Very High Accuracy} & INA104P & 1-1000 \({ }^{(2)}\) & 0.15 & 22 & \(\pm 0.003\) & 96 & \(\pm(0.25 \pm 10 / \mathrm{G})\) & 25 & Com & DIP & 3-34 \\
\hline & INA104M & 1-1000 \({ }^{(2)}\) & 0.15 & \(22^{(3)}\) & \(\pm 0.003\) & 96 & \(\pm(0.25 \pm 10 / \mathrm{G})\) & 25 & Ind & DIP & 3-34 \\
\hline & INA101G & 1-1000 \({ }^{(2)}\) & 0.03 & \(22^{(3)}\) & \(\pm 0.003\) & 96 & \(\pm(0.25 \pm 10 / \mathrm{G})\) & 25 & Ind & DIP & 3-11 \\
\hline & INA101P & 1-1000 \({ }^{(2)}\) & 0.3 & \(22^{(3)}\) & \(\pm 0.007\) & 90 & \(\pm(2 \pm 20 / \mathrm{G})\) typ & P 25 & Com & DIP & 3-11 \\
\hline Low Quiescent Power & INA102G & \[
\begin{aligned}
& 1,10,100 \\
& 1000
\end{aligned}
\] & 0.15 & 15 & \(\pm 0.02\) & 90 & \(\pm(2 \pm 5 / \mathrm{G})\) & 3 & Ind & DIP & 3-23 \\
\hline \multirow[t]{2}{*}{Fast Settling FET Input} & INA110G & \[
\begin{aligned}
& 1,10,100 \\
& 200,500
\end{aligned}
\] & 0.1 & 20 & \(\pm 0.01\) & 96 & \(\pm(2 \pm 50 / \mathrm{G})\) & 470 & Ind & DIP & 3-65 \\
\hline & INA110P & \[
\begin{aligned}
& 1,10,100 \\
& 200,500
\end{aligned}
\] & 0.2 & 6 typ & \(\pm 0.02\) & 87 & \(\pm(2 \pm 20 / \mathrm{G})\) typ & - 470 & Com & DIP & 3-65 \\
\hline \multirow[t]{3}{*}{Buffer, Unity-Gain Difference} & 3627M & 1V/V,fixed & \(0.01^{(3)}\) & 5 & \(\pm 0.001^{(3)}\) & 100 & 20 & \(800^{(3)}\) & Ind & TO-99 & 3-158 \\
\hline & INA105M & 1V/V,fixed & \(0.01{ }^{(3)}\) & 5 & \(\pm 0.001{ }^{(3)}\) & \(86^{(5)}\) & 10 & \(1000{ }^{(3)}\) & Ind & TO-99 & 3-45 \\
\hline & INA105P & 1V/V,fixed & 0.025 & \({ }^{\text {3) }} 5\) & \(\pm 0.001^{(3)}\) & \(72^{5)}\) & 5 typ & \(1000{ }^{(3)}\) & Com & DIP & 3-45 \\
\hline \multirow[t]{2}{*}{Gain of 10 Difference} & INA106M & 10V/V,fixed & d \(0.01{ }^{(4)}\) & 10 & \(\pm 0.001^{(4)}\) & \(100^{(5)}\) & 2 & 500 \({ }^{(4)}\) & Ind & TO-99 & 3-57 \\
\hline & INA106P & 10V/V,fixed & d \(0.025^{(4)}\) & 4) 4 typ & \(\pm 0.001{ }^{(4)}\) & \(86{ }^{(5)}\) & 0.2 typ & \(500^{(4)}\) & Com & DIP & 3-57 \\
\hline \multirow[t]{2}{*}{High Common Mode Voltage Difference (200VDC CMV)} & INA117G & 1V/V,fixed & \(0.02{ }^{(3)}\) & \(10^{(3)}\) & \(\pm 0.001^{(3)}\) & 86(5) & 20 & \(200^{(3)}\) & Ind & DIP & 3-77 \\
\hline & INA117P & 1V/V,fixed & \(0.05{ }^{(3)}\) & \(10^{(3)}\) & \(\pm 0.001^{(3)}\) & \(74{ }^{(5)}\) & 40 & \(200^{(3)}\) & Com & DIP & 3-77 \\
\hline \multirow[t]{2}{*}{4-20mA Loop Receiver} & RCV420BG & G \(.3125 \mathrm{~V} / \mathrm{mA}\) & A 0.025 & 25 & \(\pm 0.001\) & 86 & 25 \({ }^{(7)}\) & 150 & Ind & DIP & 3-110 \\
\hline & RCV420KP & P .3125V/mA & A 0.05 & 50 & \(\pm 0.001\) & 74 & 50 ( 7 & 150 & Com & DIP & 3-110 \\
\hline
\end{tabular}

NOTES: (1) Com \(=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\), Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). (2) Set with external resistor. (3) Unity-gain. (4) Gain \(=10\). (5) No source imbalance. (6) DC to 60 Hz , Gain \(=10,1 \mathrm{k} \Omega\) unbalanced. (7) RTO.

PROGRAMMABLE GAIN AMPLIFIERS


NOTES：（1） \(\mathrm{Com}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) ，Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ．（2）Set with external resistor．（3）Unity－gain．（4）Gain＝10（5）No source imbalance．（6） DC to 60 Hz ，Gain \(=10,1 \mathrm{k} \Omega\) unbalanced．


NOTES：（1）With zero TC span resistor．（2） \(\mathrm{Com}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) ，Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ．（3）\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ．（4）Many more ranges with appropriate circuit．

\section*{INSTRUMENTATION AMPLIFIERS GLOSSARY}

\section*{COMMON-MODE INPUT IMPEDANCE}

Effective impedance (resistance in parallel with capacitance) between either input of an amplifier and its common, or ground, terminal.

\section*{COMMON-MODE REJECTION (CMR)}

When both inputs of a differential amplifier experience the same commonmode voltage (CMV), the output should, ideally, be unaffected. CMR is the ratio of the common-mode input voltage change to the differential input voltage (error voltage) producing the same output change:

CMR (in dB ) \(=20 \log _{10} \mathrm{CMV} /\) Error Voltage
Thus a CMR of 80 dB means that 1 V of common-mode voltage will cause an error of \(100 \mu \mathrm{~V}\) (referred to input).

\section*{COMMON-MODE REJECTION RATIO (CMRR)}

Ratio of the differential voltage gain of an amplifier to its common-mode voltage gain.

\section*{COMMON-MODE VOLTAGE (CMV)}

That portion of an input signal common to both inputs of a differential amplifier. Mathematically it is defined as the average of the signals at the two inputs:
\[
C M V=\left(e_{1}+e_{2}\right) / 2
\]

\section*{FEEDBACK}

Return of a portion of the output signal from a device to the input of the device.

\section*{FULL POWER FREQUENCY RESPONSE}

Maximum sinewave frequency at which a device can supply its peak-topeak rated output voltage and current, without introducing significant distortion.

\section*{GAIN}

Ratio of the output signal to the associated input signal of a device.

\section*{GAIN ERROR}

Difference between the actual gain of an amplifier and the one predicted by the ideal gain expression.

\section*{INPUT BIAS CURRENT}

DC input current required at each input of an amplifier to provide zero output voltage when the input signal and input offset voltage are zero. The specified maximum is for each input.

\section*{INPUT BIAS CURRENT DRIFT}

Rate of change of input bias current with temperature or time.

\section*{INPUT GUARDING}

Use of an input shield that is sometimes driven to follow the voltage level of the input signal and, thereby, remove leakage and loss-inducing voltage differences between the input signal path and surrounding stray conduction paths.

\section*{INPUT OFFSET CURRENT}

Difference of the two input bias currents in a differential amplifier.

\section*{INPUT OFFSET VOLTAGE}

DC input voltage required to provide zero voltage at the output of an amplifier when the input signal and input bias currents are zero.

\section*{INPUT PROTECTION}

Means of protecting an input of a device from damage due to the application of excessive input voltage.

\section*{INSTRUMENTATION AMPLIFIER}

Closed-loop, differential input, gain block exhibiting high input impedance and high common-mode rejection. Its primary function is to accurately amplify the voltage applied to its inputs.

\section*{NONLINEARITY}

Peak deviation from a best-fit straight line (curve fitting on input/output graph) expressed as a percent of peak-to-peak full scale output.

\section*{OVERLOAD RECOVERY TIME}

Time required for the output of an amplifier to return from saturation to linear operation, following the removal of an input overdrive signal.

\section*{SETTLING TIME}

Time required, after application of a step input signal, for the output voltage to settle and remain within a specified error band around the final value.

\section*{SLEW RATE}

Maximum rate of change of an output voltage when supplying the rated output.

\section*{BURR-BROWN®}


\section*{Very-High Accuracy INSTRUMENTATION AMPLIFIER}

\section*{FEATURES}
- ULTRA-LOW VOLTAGE DRIFT - \(0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\)
- LOW OFFSET VOLTAGE - \(25 \mu \mathrm{~V}\)
- LOW NONLINEARITY - 0.002\%
- LOW NOISE \(-13 \mathrm{nV} / \sqrt{\mathrm{Hz}}\) at \(\mathrm{f}_{0}=1 \mathrm{kHz}\)
- HIGH CMR - 106dB at 60 Hz
- HIGH INPUT IMPEDANCE - \(10^{10} \Omega\)
- LOW COST, TO-100, CERAMIC DIP AND PLASTIC PACKAGE

\section*{DESCRIPTION}

The INA101 is a high accuracy, multistage, inte-grated-circuit instrumentation amplifier designed for signal conditioning requirements where very-high performance is desired. All circuits, including the interconnected laser-trimmed thin-film resistors, are integrated on a single monolithic substrate.

\section*{APPLICATIONS}
- AMPLIFICATION OF SIGNALS

FROM SOURCES SUCH AS:
Strain Gages
Thermocouples
RTDS
- REMOTE TRANSDUCERS
- LOW LEVEL SIGNALS
- MEDICAL INSTRUMENTATION

A multiamplifier design is used to provide the highest performance and maximum versatility with monolithic construction for low cost. The input stage uses Burr-Brown's ultra-low drift, low noise technology to provide exceptional input characteristics.


M Package


\footnotetext{
International Airport Industrial Park - P.0. Box 11400-Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx-910-952-1111 - Cable: BBRCORP - Telex-66-6491
}

SPECIFICATIONS

\section*{ELECTRICAL}

At \(+25^{\circ} \mathrm{C}\) with \(\pm 15\) VDC power supply and in circuit of Figure 2 unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} & \multicolumn{3}{|c|}{INA101AM/AG} & \multicolumn{3}{|c|}{INA101SM/SG} & \multicolumn{3}{|r|}{INA101CM/CG} & 4 & \multicolumn{2}{|l|}{INA101HP/KU} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & -MAX & MIN & TYP & MAX & MIN: & TYP & MAX & \\
\hline \begin{tabular}{l}
GAIN \\
Range of Gain \\
Gain Equation \\
Error From Equation, DC \({ }^{11}\) \\
Gain Temp Coefficient \({ }^{(3)}\)
\[
\begin{aligned}
\mathrm{G} & =1 \\
\mathrm{G} & =10 \\
\mathrm{G} & =100 \\
\mathrm{G} & =1000
\end{aligned}
\] \\
Nonlinearity, \(\mathrm{DC}^{(2)}\)
\end{tabular} & 1 & \[
\begin{gathered}
\mathrm{G}=1+\left(40 \mathrm{k} / \mathrm{R}_{\mathrm{G}}\right) \\
\pm(004+000016 \mathrm{G} \\
002 / \mathrm{G}) \\
\\
2 \\
20 \\
22 \\
22 \\
=\left(0002+10^{-5} \mathrm{G}\right)
\end{gathered}
\] & \[
\begin{gathered}
1000 \\
\pm(01+00003 \mathrm{G} \\
-005 / \mathrm{G}) \\
\\
5 \\
100 \\
110 \\
110 \\
\pm\left(0005+2 \times 10^{-5} \mathrm{G}\right)
\end{gathered}
\] & * & \[
\begin{array}{r} 
\pm(0001 \\
\left.+10^{-5} \mathrm{G}\right) \\
\hline
\end{array}
\] & \[
\begin{gathered}
* \\
* \\
* \\
* \\
\pm(0002 \\
\left.+10^{-5} \mathrm{G}\right) \\
\hline
\end{gathered}
\] & \(\cdots\) & \[
\begin{array}{r}
10 \\
11 \\
11 \\
\pm(0001 \\
\left.+10^{-5} \mathrm{G}\right) \\
\hline
\end{array}
\] &  & * & \[
\begin{gathered}
* \\
\pm(01+ \\
000015 \mathrm{G}) \\
-005 / \mathrm{G}
\end{gathered}
\] & \[
\begin{gathered}
\pm(03+ \\
00002 \mathrm{G}) \\
-010 / \mathrm{G}
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V} / \mathrm{V} \\
\mathrm{~V} / \mathrm{V} \\
\% \\
\\
\\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\% \text { of } \mathrm{p}-\mathrm{p} \mathrm{FS}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
RATED OUTPUT \\
Voltage Current Output Impedance Capacitive Load
\end{tabular} & \[
\begin{gathered}
\pm 10 \\
\pm 5
\end{gathered}
\] & \[
\begin{gathered}
\pm 125 \\
\pm 10 \\
02 \\
1000 \\
\hline
\end{gathered}
\] & ! & * & * & , & * & \% \(\begin{array}{cc} & * \\ * & * \\ & *\end{array}\) & & * & * & & \[
\begin{gathered}
V \\
\mathrm{~mA} \\
\Omega \\
\mathrm{pF} \\
\hline
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT OFFSET VOLTAGE \\
Initial Offset at \(+25^{\circ} \mathrm{C}\) \\
vs Temperature \\
vs Supply \\
vs Time
\end{tabular} & & \[
\pm(25+200 / G)
\]
\[
\begin{aligned}
& \pm(1+20 / \mathrm{G}) \\
& \pm(1+20 / \mathrm{G}) \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\pm(50+400 / \mathrm{G}) \\
\pm(2+20 / \mathrm{G})
\end{gathered}
\] & & \[
\begin{gathered}
\pm(10+ \\
100 / \mathrm{G})
\end{gathered}
\] & \[
\begin{gathered}
\pm(25 \\
-200 / \mathrm{G}) \\
=(075 \\
+10 / \mathrm{G})
\end{gathered}
\] & & \[
\begin{aligned}
& \pm(10+ \\
& 100 / \mathrm{G})
\end{aligned}
\] & \[
\begin{gathered}
\quad(25+ \\
200 / \mathrm{G}) \\
+(025+ \\
10 / \mathrm{G})
\end{gathered}
\] & & \[
\begin{gathered}
\pm(125+ \\
450 / \mathrm{G}) \\
\pm(2+20 / \mathrm{G})
\end{gathered}
\] & \[
\begin{aligned}
& =(250+ \\
& 900 / \mathrm{G})
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{V}\) \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\(\mu \mathrm{V} / \mathrm{V}\) \(\mu \mathrm{V} / \mathrm{mo}\)
\end{tabular} \\
\hline \begin{tabular}{l}
INPUT BIAS CURRENT \\
Initial Bias Current (each input) vs Temperature vs Supply Initial Offset Current vs Temperature
\end{tabular} & & \[
\begin{aligned}
& \pm 15 \\
& \pm 02 \\
& \pm 01 \\
& \pm 15 \\
& \pm 05 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \pm 30 \\
& \pm 30
\end{aligned}
\] & & \[
\begin{gathered}
\pm 10 \\
* \\
* \\
\pm 10
\end{gathered}
\] &  & & \(\pm\)
\(*\)
\(*\)
\(\pm 5\) & \[
\pm 20
\]
\[
=20
\] & & * \(\begin{array}{r}\text { \% } \\ * \\ * \\ *\end{array}\) & '* & \[
\begin{gathered}
n A \\
n A /{ }^{\circ} \mathrm{C} \\
\mathrm{nA} / \mathrm{V} \\
\mathrm{nA} \\
\mathrm{nA} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline INPUT IMPEDANCE Differential Common-mode & & \[
\begin{aligned}
& 10^{10} 3 \\
& 10^{10} 3 \\
& \hline
\end{aligned}
\] & * & , & * & & & & 1 & - & * & & \[
\begin{aligned}
& \Omega, \mathrm{pF} \\
& \Omega \mathrm{pF} \\
& \hline
\end{aligned}
\] \\
\hline \begin{tabular}{l}
INPUT VOLTAGE RANGE \\
Range, Linear Response CMR with \(1 \mathrm{k} \Omega\) Source Imbal \\
DC to \(60 \mathrm{~Hz}, \mathrm{G}=1\) \\
DC to \(60 \mathrm{~Hz}, \mathrm{G}=10\) \\
DC to \(60 \mathrm{~Hz}, \mathrm{G}=100\) to 1000
\end{tabular} & \[
\begin{gathered}
\pm 10 \\
\\
80 \\
96 \\
106 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 12 \\
\\
90 \\
106 \\
110 \\
\hline
\end{gathered}
\] & . . & * & \(*\)
\(*\)
\(*\)
\(*\) & & * &  & & \[
\begin{gathered}
65 \\
90 \\
100 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
35 \\
95 \\
105 \\
\hline
\end{gathered}
\] & & V dB dB dB \\
\hline \begin{tabular}{l}
INPUT NOISE \\
Input Voltage Noise \(\mathrm{f}_{\mathrm{B}}=001 \mathrm{~Hz}\) to 10 Hz \\
Density, G=1000
\[
\mathrm{f}_{0}=10 \mathrm{~Hz}
\] \\
\(\mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz}\)
\[
\mathrm{f}_{\mathrm{o}}=1 \mathrm{kHz}
\] \\
Input Current Noise \(\mathrm{f}_{\mathrm{B}}=001 \mathrm{~Hz}\) to 10 Hz \\
Density
\[
\begin{aligned}
& \mathrm{f}_{0}=10 \mathrm{~Hz} \\
& \mathrm{f}_{0}=100 \mathrm{~Hz} \\
& \mathrm{f}_{0}=1 \mathrm{kHz}
\end{aligned}
\]
\end{tabular} & & \begin{tabular}{l}
08 \\
18 \\
15 \\
13 \\
50 \\
08 \\
046 \\
035
\end{tabular} & , & &  & & \(\because\) &  & \(\cdots\) &  &  & , &  \\
\hline \begin{tabular}{l}
DYNAMIC RESPONSE \\
Small Signal, \(\pm 3\) dB Flatness
\[
\begin{aligned}
\mathrm{G} & =1 \\
\mathrm{G} & =10 \\
\mathrm{G} & =100 \\
\mathrm{G} & =1000
\end{aligned}
\] \\
Small Signal, \(\pm 1 \%\) Flatness
\[
\begin{aligned}
\mathrm{G} & =1 \\
\mathrm{G} & =10 \\
\mathrm{G} & =100 \\
\mathrm{G} & =1000
\end{aligned}
\] \\
Full Power, \(\mathrm{G}=1\) to 100 \\
Slew Rate, \(\mathrm{G}=1\) to 100 \\
Settling Time ( 0 1\%)
\[
\begin{aligned}
G & =1 \\
G & =100 \\
G & =1000
\end{aligned}
\] \\
Settling Time ( \(001 \%\) )
\[
\begin{aligned}
& \mathrm{G}=1 \\
& \mathrm{G}=100 \\
& \mathrm{G}=1000 \\
& \hline
\end{aligned}
\]
\end{tabular} & 02 & 300
140
25
25
20
10
1
200
64
04
30
40
350
30
50
500 & \begin{tabular}{l}
40 \\
55 \\
470 \\
45 \\
70 \\
650 \\
\hline
\end{tabular} & * &  &  & * &  &  &  &  &  & \begin{tabular}{l}
kHz \\
kHz \\
kHz \\
kHz \\
kHz \\
kHz \\
kHz \\
Hz \\
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{S}\) \\
\(\mu \mathrm{S}\) \\
\(\mu \mathrm{S}\) \\
\(\mu \mathrm{S}\) \\
\(\mu \mathrm{S}\) \\
\(\mu \mathrm{S}\)
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Rated Voltage Voltage Range Current, Quiescent \({ }^{(2)}\)
\end{tabular} & \(\pm 5\) & \[
\begin{aligned}
& \pm 15 \\
& \pm 67
\end{aligned}
\] & \[
\begin{aligned}
& \pm 20 \\
& \pm 85
\end{aligned}
\] & * &  & * & * & * & * & * & * & * & \[
\begin{gathered}
V \\
V \\
m A
\end{gathered}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \({ }^{(5)}\) \\
Specification \\
Operation \\
Storage
\end{tabular} & \[
\begin{aligned}
& -25 \\
& -55 \\
& -65 \\
& \hline
\end{aligned}
\] & & \[
\begin{array}{r}
+85 \\
+125 \\
+150 \\
\hline
\end{array}
\] & -55
\(*\)
\(*\) & & +125
\(*\) & * & ; & * \({ }^{*}\) & & \[
\begin{gathered}
0 \\
-25 \\
-40 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& +70 \\
& +85 \\
& +85
\end{aligned}
\] & \(\circ\)

0
0
0 \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
* Specificatıons sàme as for INA101AM/AG

NOTES (1) Typıcally the tolerance of RG will be the major source of gain error (2) Nonlinearity is the maximum peak deviation from the best straight-line as a percentage of peak-to-peak full scale output. (3) Not including the TCR of \(R_{G}\) (4) Adjustable to zero at any one gain (5) \(\theta_{\mathrm{Jc}}\) output stage \(=113^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{Jc}}\) quiescent circuitry \(=19^{\circ} \mathrm{C} / \mathrm{W}\),

MECHANICAL
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|c|}{M Package} \\
\hline TO-100 & \multicolumn{5}{|c|}{Case \(=-V_{c c}\)} \\
\hline \[
\left\lvert\, \begin{array}{rll}
F-A & \rightarrow \\
F-B
\end{array}\right.
\] & \multicolumn{5}{|r|}{Leads in true position within \(0010^{\prime \prime}(025 \mathrm{~mm}) R\) at MMC at seatıng plane} \\
\hline  & & \multicolumn{4}{|l|}{Pin numbers shown for reference only Numbers may not be marked on package} \\
\hline  & & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} \\
\hline | \({ }^{\text {k }}\) & DIM & MIN & MAX & MIN & MAX \\
\hline T & A & 335 & 370 & 851 & 940 \\
\hline Lseating & 8 & 305 & 335 & 775 & 851 \\
\hline Plane & C & 165 & 185 & 419 & 470 \\
\hline & D & 016 & 021 & 041 & 053 \\
\hline \(\rightarrow \mathrm{N}\) & E & 010 & 040 & 025 & 102 \\
\hline  & F & 010 & 040 & 025 & 102 \\
\hline  & G & \multicolumn{2}{|l|}{230 BASIC} & \multicolumn{2}{|l|}{584 BASIC} \\
\hline \[
\pi(t) \div)
\] & H & 028 & 034 & 071 & 086 \\
\hline  & 5 & 029 & 045 & 074 & 114 \\
\hline  & K & 500 & - & 1270 & \\
\hline LH & L & 120 & 160 & 305 & 406 \\
\hline  & M & \multicolumn{2}{|l|}{\(36^{\circ}\) BASIC} & \multicolumn{2}{|l|}{\(36^{\circ}\) BASIC} \\
\hline & N & 110 & 120 & 279 & 305 \\
\hline BOTTOM VIEW & & & & & \\
\hline
\end{tabular}
\begin{tabular}{ll} 
C Package \\
\hline
\end{tabular}

PIN CONFIGURATION


ORDERING INFORMATION
\begin{tabular}{|c|c|c|}
\hline Model & Package & Temperature Range \\
\hline INA101AG & Ceramic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline INA101CG & Ceramic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline INA101AM & Metal TO-100 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline INA101CM & Metal TO-100 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline INA101HP & Plastic DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline INA101KU & Plastic SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline INA101SG & Ceramic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline INA101SM & Metal TO-100 & \(5^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \multicolumn{3}{|l|}{\begin{tabular}{l}
BURN-IN SCREENING OPTION \\
See text for details.
\end{tabular}} \\
\hline Model & Package & \[
\begin{gathered}
\text { Burn-In } \\
\text { Temp. }(160 h)^{(1)} \\
\hline
\end{gathered}
\] \\
\hline INA101AG-BI & Ceramic DIP & \(125^{\circ} \mathrm{C}\) \\
\hline INA101CG-BI & Ceramic DIP & \(+125^{\circ} \mathrm{C}\) \\
\hline INA101AM-BI & Metal TO-100 & +125 \({ }^{\circ} \mathrm{C}\) \\
\hline INA101CM-BI & Metal TO-100 & + \(125^{\circ} \mathrm{C}\) \\
\hline INA101HP-BI & Plastic DIP & \(+85^{\circ} \mathrm{C}\) \\
\hline INA101KU-BI & Plastıc SOIC & \(+85^{\circ} \mathrm{C}\) \\
\hline INA101SG-BI & Ceramic DIP & \(+125^{\circ} \mathrm{C}\) \\
\hline INA101SM-BI & Metal TO-100 & + \(125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE: (1) Or equivalent combination. See text.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[b]{10}{*}{}} \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline
\end{tabular}

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for both the plastic- and ceramic-packaged INA101. Burn-in duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).

Plastic "-BI" models: \(+85^{\circ} \mathrm{C}\)
Ceramic "-BI" models: \(+125^{\circ} \mathrm{C}\)
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{TYPICAL PERFORMANCE CURVES}

At \(+25^{\circ} \mathrm{C}\) and in circuit of Figure 2 unless otherwise noted.



\section*{DISCUSSION OF PERFORMANCE}

\section*{INSTRUMENTATION AMPLIFIERS}

Instrumentation amplifiers are differential input closedioop gain blocks whose committed circuit accurately amplifies the voltage applied to their inputs. They respond only to the difference between the two input signals and exhibit extremely-high input impedance, both differentially and common-mode. Feedback networks are packaged within the amplifier module. Only one external gain setting resistor must be added. An operational amplifier, on the other hand, is an open-loop.


FIGURE 1. Model of an Instrumentation Amplifier.
uncommitted device that requires external networks to close the loop. While op amps can be used to achieve the same basic function as instrumentation amplifiers, it is very difficult to reach the same level of performance. Using op amps often leads to design trade-offs when it is necessary to amplify low level signals in the presence of common-mode voltages while maintaining high input impedances. Figure 1 shows a simplified model of an instrumentation amplifier that eliminates most of the problems.

\section*{THE INA101}

Simplified schematics of the INA101 are shown on the first page. It is a three-amplifier device which provides all the desirable characteristics of a premium performance instrumentation amplifier. In addition, it has features not normally found in integrated circuit instrumentation amplifiers.
The input section (Al and A2) incorporates high performance, low drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide the high input impedance ( \(10^{10} \Omega\) ) desirable in the instrumentation amplifier function. The offset voltage and offset voltage versus temperature is low due to the monolithic design and improved even further by the state-of-the-art laser-trimming techniques.

The output section (A3) is connected in a unity-gain difference amplifier configuration. A critical part of this stage is the matching of the four \(10 \mathrm{k} \Omega\) resistors which provide the difference function. These resistors must be initially well matched and the matching must be maintained over temperature and time in order to retain excellent common-mode rejection. (The 106 dB minimum at 60 Hz for gains greater than \(100 \mathrm{~V} / \mathrm{V}\) is a significant improvement compared to most other integrated circuit instrumentation amplifiers.)
All of the internal resistors are compatible thin-film nichrome formed with the integrated circuit. The critical resistors are laser-trimmed to provide the desired high gain accuracy and common-mode rejection. Nichrome ensures long-term stability of trimmed resistors and simultaneous achievement of excellent TCR and TCR tracking. This provides gain accuracy and commonmode rejection when the INA101 is operated over wide temperature ranges.

\section*{USING THE INA101}

Figure 2 shows the simplest configuration of the INA101. The gain is set by the external resistor, \(R_{G}\), with a gain equation of \(G=1+\left(40 K / R_{G}\right)\). The reference and TCR of \(R_{\text {, }}\), contribute directly to the gain accuracy and drift.
For gains greater than unity, resistor \(\mathbf{R}_{\mathbf{C}}\), is connected externally between pins 1 and 4 . At high gains where the value of \(\mathrm{R}_{\mathrm{G}}\) becomes small, additional resistance (i.e.,


FIGURE 2. Basic Circuit Connection for the INA101 Including Optional Input Offset Null Potentiometer.
relays, sockets) in the \(\mathrm{R}_{\mathrm{G}}\) circuit will contribute to a gain error. Care should be taken to minimize this effect.

The optional offset null capability is shown in Figure 2. The adjustment affects only the input stage component of the offset voltage. Thus, the null condition will be disturbed when the gain is changed. Also, the input drift will be affected by approximately \(0.31 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) per \(100 \mu \mathrm{~V}\) of input offset voltage that is trimmed. Therefore, care should be taken when considering use of the control for removal of other sources of offset. Output offsetting can be accomplished in Figure 3 by applying a voltage to Common (pin 7) through a buffer amplifier. This limits the resistance in series with pin 7 to minimize CMR error. Resistance above \(0.1 \Omega\) will cause the common-mode rejection to fall below 106 dB . Be certain to keep this resistance low.

It is important to not exceed the input amplifiers' dynamic range. The amplified differential input signal and its associated common-mode voltage should not cause the output of \(A_{1}\) or \(A_{2}\) to exceed approximately \(\pm 10 \mathrm{~V}\) or nonlinear operation will result.

\section*{BASIC CIRCUIT CONNECTION}

The basic circuit connection for the INA101 is shown in Figure 2. The output voltage is a function of the differential input voltage times the gain.

\section*{OPTIONAL OFFSET ADJUSTMENT PROCEDURE}

It is frequently desirable to null the input component of offset (Figure 2) and occasionally that of the output (Figure 3). The quality of the potentiometer will affect the results, therefore, choose one with good temperature and mechanical-resistance stability. The procedure is as follows:


FIGURE 3. Optional Output Offset Nulling or Offsetting Using External Amplifier (Low Impedance to \(\operatorname{Pin} 7\) ).
1. Set \(E_{1}=E_{2}=0 V\) (be sure a good ground return path exists to the input).
2. Set the gain to the desired value by choosing \(\mathbf{R}_{G}\).
3. Adjust to \(100 \mathrm{k} \Omega\) potentiometer in Figure 2 until the output reads \(0 \mathrm{~V} \pm 1 \mathrm{mV}\) or desired setting. Note that the offset will change when the gain is changed. If the output component of offset is to be removed or if it is desired to establish an intentional offset, adjust the \(100 \mathrm{k} \Omega\) potentiometer in Figure 3 until the output reads \(0 \mathrm{~V} \pm 1 \mathrm{mV}\) or desired setting. Note that the offset will not change with gain, but be sure to use a stable external amplifier with good DC characteristics. The range of adjustment is \(\pm 15 \mathrm{mV}\) as shown. For larger ranges change the ratio of \(R_{1}\) to \(R_{2}\).

\section*{THERMAL EFFECTS ON OFFSET}

To maintain specified offset performance, especially in high gain, prevent air currents from circulating around the input pins. This can be done by using a skirted heat
sink on the INA101M package. Rapid changes in die temperature and thermocouple effects on the pins will then be minimized. Surrounding the package with low power components will also help to reduce air flow across the package and pins.

\section*{TYPICAL APPLICATIONS}

Many applications of instrumentation amplifiers involve the amplification of low level differential signals from bridges and transducers such as strain gages, thermocouples, and RTD's. Some of the important parameters include common-mode rejection (differential cancellation of common-mode offset and noise, see Figure 1), input impedance, offset voltage and drift, gain accuracy, linearity, and noise. The INA101 accomplishes all of these with high precision.
Figures 4 through 16 show some typical applications circuits.


FIGURE4. Amplification of a Differential Voltage from a Resistance Bridge.


FIGURE 5. Amplification of a Transformer-Coupled Analog Signal.


FIGURE 6. Output Offsetting Used to Introduce a DC Voltage for Use with a Voltage-to-Frequency Converter.


FIGURE 7. ECG Amplifier or Recorder Preamp for Biological Signals.


FIGURE 8. Precision Isolated Instrumentation Amplifier.


FIGURE 9. Multiple Channel Precision Instrumentation Amplifier.


FIGURE 10. 4 mA to 20 mA Bridge Transmitter Using Single Supply Instrumentation Amplifier.


FIGURE 11. Ground Resistance Loop Eliminator (INA101 senses and amplifies \(\mathrm{V}_{1}\) accurately).


FIGURE 12. Thermocouple Amplifier with Cold Junction Compensation.


FIGURE 13. Differential Input/Differential Output Amplifier (twice the gain of one INA).


FIGURE 14. Auto-Zeroing Instrumentation Amplifier Circuit.


FIGURE 15. Programmable Gain Instrumentation Amplifier.


FIGURE 16. Programmable-Gain Instrumentation Amplifier Using the INA101 and PGA102.

\section*{Low-Power, High-Accuracy INSTRUMENTATION AMPLIFIER}

\section*{FEATURES}
- LOW-QUIESCENT POWER: 750 \(\mu \mathrm{A}\), max
- INTERNAL GAINS: 1, 10, 100, 1000
- LOW-GAIN DRIFT: 5ppm/\({ }^{\circ}\), max
- HIGH CMR: 90dB, min
- LOW-OFFSET VOLTAGE DRIFT: \(2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\), max
- LOW-OFFSET VOLTAGE: \(100 \mu \mathrm{~V}\), max
- LOW NONLINEARITY: 0.01\%, max
- HIGH-INPUT IMPEDANCE: \(10^{10} \Omega\)
- LOW COST

\section*{DESCRIPTION}

The INA102 is a high-accuracy monolithic instrumentation amplifier designed for signal-conditioning applications where low-quiescent power is desired. On-chip thin-film resistors provide excellent temperature and stability performance. State-of-the-art laser-trimming technology insures high-gain accuracy and common-mode rejection while avoiding expensive external components. These features make the INA102 ideally suited for battery powered and highvolume applications.
The INA102 is also convenient to use. A gain of 1,10 , 100 or 1000 may be selected by simply strapping the appropriate pins together. \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) gain drift in low gains can then be achieved without external adjustment. When higher than specified CMR is required, CMR can be trimmed using the pins provided. In addition, balanced filtering can be accomplished in the output stage.

\section*{APPLICATIONS}
- AMPLIFICATION OF SIGNALS FROM SOURCES SUCH AS:

Strain Gauges
Thermocouples
RTDS
- REMOTE TRANSDUCER AMPLIFIER
- LOW-LEVEL SIGNAL AMPLIFIER
- MEDICAL INSTRUMENTATION
- MULTICHANNEL SYSTEMS
- BATTERY-POWERED EQUIPMENT


\section*{SPECIFICATIONS}
electrical
At \(T_{A}=+25^{\circ} \mathrm{C}\) with \(\pm 15\) VDC power supply and in circuit of Figure 2 unless otherwise noted.

KU IS
ADVANCE INFORMATION


\section*{ELECTRICAL (CONT)}

\section*{ADVANCE INFORMATION}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{INA102AG} & \multicolumn{3}{|c|}{INA102CG} & \multirow[t]{2}{*}{} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & & \\
\hline \multicolumn{10}{|l|}{DYNAMIC RESPONSE} \\
\hline ```
Small Sıgnal
    \(\pm 3 \mathrm{~dB}\) Flatness
    \(\mathrm{G}=1\)
    \(\mathrm{G}=10\)
    \(G=100\)
    \(G=1000\)
``` & \(\mathrm{V}_{\text {OUt }}=01 \mathrm{Vrms}\) & & \[
\begin{gathered}
300 \\
30 \\
3 \\
0.3 \\
\hline
\end{gathered}
\] & & & * & &  & \[
\begin{aligned}
& \mathrm{kHz} \\
& \mathrm{kHz} \\
& \mathrm{kHz} \\
& \mathrm{kHz}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
\[
\begin{aligned}
& \text { Small Signal, } \\
& \pm 1 \% \text { Flatness } \\
& G=1 \\
& G=10 \\
& G=100 \\
& G=1000
\end{aligned}
\] \\
Full Power, \(G=1\) to 100 \\
Slew Rate, \(G=1\) to 100 \\
Settling Time
\[
\begin{aligned}
01 \% \mathrm{G} & =1 \\
\mathrm{G} & =100 \\
\mathrm{G} & =1000 \\
001 \% \mathrm{G} & =1 \\
\mathrm{G} & =100 \\
\mathrm{G} & =1000
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
\(\mathrm{V}_{\text {OUT }}=01 \mathrm{Vrms}\)
\[
\begin{gathered}
V_{\text {OUT }}=10 \mathrm{~V}, R_{\mathrm{L}}=10 \mathrm{k} \Omega \\
\mathrm{~V}_{\text {our }}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\
\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, C_{\mathrm{L}}=100 \mathrm{pF} \\
10 \mathrm{~V} \text { step }
\end{gathered}
\] \\
10V step
\end{tabular} & \[
\begin{aligned}
& 17 \\
& 01
\end{aligned}
\] & \[
\begin{gathered}
30 \\
3 \\
3 \\
03 \\
003 \\
25 \\
015 \\
\\
50 \\
360 \\
3300 \\
60 \\
500 \\
4500
\end{gathered}
\] & & * & \(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\) & & 4
N & \begin{tabular}{l}
kHz \\
kHz \\
kHz \\
kHz \\
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{S}\) \\
\(\mu \mathrm{S}\) \\
\(\mu \mathrm{S}\) \\
\(\mu \mathrm{S}\) \\
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{S}\)
\end{tabular} \\
\hline \multicolumn{10}{|l|}{POWER SUPPLY} \\
\hline Rated Voltage Voltage Range Quiescent Current & \[
\begin{gathered}
V_{O}=O V \\
T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }}
\end{gathered}
\] & \(\pm 35\) & \[
\begin{gathered}
\pm 15 \\
\pm 500
\end{gathered}
\] & \[
\begin{gathered}
\pm 18 \\
\pm 750
\end{gathered}
\] & * & * & * &  & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mu \mathrm{~A} \\
\hline
\end{gathered}
\] \\
\hline \multicolumn{10}{|l|}{TEMPERATURE RANGE} \\
\hline Specification Operation Storage & \(\mathrm{R}_{\mathrm{L}}>50 \mathrm{k} \Omega^{(2)}\) & \[
\begin{aligned}
& -25 \\
& -25 \\
& -65
\end{aligned}
\] & & \[
\begin{array}{r}
+85 \\
+85 \\
+150 \\
\hline
\end{array}
\] & * & & * & \(\left\lvert\, \begin{array}{cc}0 \\ \therefore-55\end{array}\right.\) & \begin{tabular}{l}
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular} \\
\hline
\end{tabular}
*Specification same as for INA102AG
 \(1,10,100\) or 1000 are set externally (2) At high temperature, output drive current is limited An external buffer can be used if required (3) Adjustable to zero at any one time

MECHANICAL


MECHANICAL


ORDERING INFORMATION
\begin{tabular}{|c|c|c|}
\hline Model & Package & Temperature Range \\
\hline INA102AG & Ceramıc DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline INA102CG & Ceramic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline INA102KP & Plastıc DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline INA102KU & Plastic SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline \multicolumn{3}{|l|}{\begin{tabular}{l}
BURN-IN SCREENING OPTION \\
See text for details
\end{tabular}} \\
\hline Model & Package & Burn-In Temp.
\[
(160 h)^{(1)}
\] \\
\hline INA102AG-BI & Ceramic DIP & \(+125^{\circ} \mathrm{C}\) \\
\hline INA102CG-BI & Ceramic DIP & \(+125^{\circ} \mathrm{C}\) \\
\hline INA102KP-BI & Plastic DIP & \(+85^{\circ} \mathrm{C}\) \\
\hline [NA102KU-BI] & Plastic SOIC & \(+85^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE (1) Or equivalent combination See text.

PIN CONFIGURATION


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{7}{*}{}} \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline
\end{tabular}

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for both plasticand ceramic-packaged INA102s. Burn-in duration is 160 hours at th: : temperature shown below (or equivalent combination of time and temperature).

Plastic "-BI" models: \(+85^{\circ} \mathrm{C}\)
Ceramic "-BI" models: \(+125^{\circ} \mathrm{C}\)
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{TYPICAL PERFORMANCE CURVES}

At \(+25^{\circ} \mathrm{C}\) and in circuit of Figure 2 unless otherwise noted



\section*{TYPICAL PERFORMANCE CURVES (CONT)}

At \(+25^{\circ} \mathrm{C}\) and in circuit of Figure 2 unless otherwise noted



\section*{DISCUSSION OF PERFORMANCE}

\section*{INSTRUMENTATION AMPLIFIERS}

Instrumentation amplifiers are differential input closedloop gain blocks whose committed circuit accurately amplifies the voltage applied to their inputs. They respond mainly to the difference between the two input signals and exhibit extremely high input impedance, both differentially and common-mode. The feedback networks of this instrumentation amplifier is included on the monolithic chip. No external resistors are required for gains of \(1,10,100\), and 1000 in the INA102.
An operational amplifier, on the other hand, is an openloop, uncommitted device that requires external networks to close the loop. While op amps can be used to achieve the same basic function as instrumentation amplifiers, it is very difficult to reach the same level of performance. Using op amps often leads to design tradeoffs when it is necessary to amplify low-level signals in the presence of common-mode voltages while maintaining high-input impedances. Figure 1 shows a simplified model of an instrumentation amplifier that eliminates most of the problems.


FIGURE 1. Model of an Instrumentation Amplifier.

\section*{THE INA102}

A simplified schematic of the INA102 is shown on the first page. A three-amplifier configuration is used to provide the desirable characteristics of a premium performance instrumentation amplifier. In addition, it has features not normally found in integrated circuit instrumentation amplifiers.
The input buffers (A1 and A2) incorporate high performance, low-drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide the high input impedance ( \(10^{10} \Omega\) ) desirable in instrumentation amplifier applications. The offset voltage and offset voltage versus temperature are low due to the monolithic design, and improved even further by state-of-the-art laser-trimming techniques.
The output stage (A3) is connected in a unity-gain differential amplifier configuration. A critical part of this stage is the matching of the four \(20 \mathrm{k} \Omega\) resistors which provide the difference function. These resistors must be initially well matched and the matching must be maintained over temperature and time in order to retain good common-mode rejection.
All of the internal resistors are made of thin-film nichrome on the integrated circuit. The critical resistors are laser-trimmed to provide the desired high-gain accuracy and common-mode rejection. Nichrome ensures long-term stability and provides excellent TCR and TCR tracking. This provides gain accuracy and commonmode rejection when the INA102 is operated over wide temperature ranges.

\section*{USING THE INA102}

Figure 2 shows the simplest configuration of the INA102. The output voltage is a function of the differential input voltage times the gain.
A gain of \(1,10,100\), or 1000 is selected by programming pins 2 through 7 (see Table I). Notice that for the gain of 1000, a special gain sense is provided to preserve accuracy. Although this is not always required, gain errors caused by external resistance in series with the low value \(40.04 \Omega\) internal gain set resistor are thus eliminated.


FIGURE 2. Basic Circuit Connection for the INA102.

Other gains between 1 and 10,10 and 100 , and 100 and 1000 can also be obtained by connecting an external resistor between pin 6 and either pin 2,3 , or 4 , respectively (see Figure 6 for application).
\(\mathrm{G}=1+\left(40 / R_{G}\right)\) where \(\mathrm{R}_{\mathrm{G}}\) is the total resistance between the two inverting inputs of the input op amps. At high gains, where the value of \(R_{G}\) becomes small, additional resistance (i.e., relays or sockets) in the \(\mathrm{R}_{\mathrm{G}}\) circuit will contribute to a gain error. Care should be taken to minimize this effect.

TABLE I. Pin-Programmable Gain Connections
\begin{tabular}{|l|l|}
\hline GAIN & \multicolumn{1}{|c|}{ CONNECT PINS } \\
\hline 1 & 6 to 7 \\
10 & 2 to 6 and 7 \\
100 & 3 to 6 and 7 \\
1000 & 4 to 7 and separately 5 to 6 \\
\hline
\end{tabular}

\section*{OPTIONAL OFFSET ADJUSTMENT PROCEDURE}

It is sometimes desirable to null the input and/or output offset to achieve higher accuracy. The quality of the potentiometer will affect the results; therefore, choose one with good temperature and mechanical-resistance stability.
The optional offset null capabilities are shown in Figure 3. \(\mathrm{R}_{4}\) adjustment affects only the input stage component of the offset voltage. Note that the null condition will be disturbed when the gain is changed. Also, the input drift will be affected by approximately \(0.31 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) per \(100 \mu \mathrm{~V}\) of input offset voltage that is trimmed. Therefore, care should be taken when considering use of the control for removal of other sources of offset. Output offset correction can be accomplished with \(A_{1}, R_{1}, R_{2}\), and \(R_{3}\), by applying a voltage to Common (pin 10) through a buffer amplifier. This buffer limits the resistance in series with pin 10 to minimize CMR error. Resistance above \(0.1 \Omega\) will cause the common-mode rejection to fall below 100 dB . Be certain to keep this resistance low.


FIGURE 3. Optional Offset Nulling
It is important to not exceed the input amplifiers' dynamic range. The amplified differential input signal and its associated common-mode voltage should not cause the output of \(\mathrm{A}_{1}\) or \(\mathrm{A}_{2}\) to exceed approximately \(\pm 12 \mathrm{~V}\) with \(\pm 15 \mathrm{~V}\) supplies or nonlinear operation will result. To protect against moisture, especially in high gain, sealing compound may be used. Current injected into the offset pins should be minimized.

\section*{OPTIONAL FILTERING}

The INA102 has provisions for accomplishing filtering with one external capacitor between pins 11 and 13 . This single-pole filter can be used to reduce noise outside the signal bandwidth, but with some degradation to AC CMR.
When it is important to preserve CMR versus frequency (especially at 60 Hz ), two capacitors should be used. The additional capacitor is connected between pins 8 and 10 . This will maintain a balance of impedances in the output stage. Either of these capacitors could also be trimmed slightly, to maximize CMR, if desired. Note that their ratio tracking will affect CMR over temperature.


FIGURE 4. Optional Circuit for Externally Trimming CMR

\section*{OPTIONAL COMMON-MODE REJECTION TRIM}

The INA102 is laser-adjusted during manufacturing to assure high CMR. However, if desired, a small resistance can be added in series with pin 10 to trim the CMR to an improved level. Depending upon the nature of the internal imbalances, either a positive or negative resistance value could be required. The circuit shown in Figure 4 acts as a bipolar potentiometer and allows easy adjustment of CMR.

\section*{TYPICAL APPLICATIONS}

Many applications of instrumentation amplifiers involve the amplification of low-level differential signals from bridges and transducers such as strain gauges, thermocouples, and RTDs. Some of the important parameters include common-mode rejection (differential cancellation of common-mode offset and noise, see Figure 1), input impedance, offset voltage and drift, gain accuracy, linearity, and noise. The INA102 accomplishes all of these with high precision at surprisingly low-quiescent current. However, in higher gains ( \(>100\) ), the bias current can cause a large offset error at the output. This can saturate the output unless the source impedance is separated, e.g., two \(500 \mathrm{k} \Omega\) paths instead of one \(1 \mathrm{M} \Omega\) unbalanced input.
Figures 5 through 16 show some typical applications circuits.


FIGURE 5. Amplification of a Differential Voltage from a Resistance Bridge.


FIGURE 6. Amplification of a Transformer-Coupled Analog Signal Using External Gain Set.


FIGURE 7. Isolated Thermocouple Amplifier with Cold Junction Compensation.


FIGURE 8. ECG Amplifier or Recorder Preamp for Biological Signals.


FIGURE 9. Single Supply Low Power Instrumentation Amplifier.


FIGURE 10. Precision Isolated Instrumentation Amplifier.


FIGURE 11. Multiple Channel Precision Instrumentation Amplifier with Programmable Gain.


FIGURE 12. 4mA to 20 mA Bridge Transmitter Using Single Supply Instrumentation Amplifier.


FIGURE 13. Programmable-Gain Instrumentation Amplifier Using the INA102 and PGA102.


FIGURE 14. Ground Resistance Loop Eliminator (INA102 senses and amplifies \(\mathrm{V}_{1}\) accurately).


FIGURE 15. Differential Input/Differential Output Amplifier (twice the gain of one INA).


FIGURE 16. Auto-Zeroing Instrumentation Amplifier Circuit.

\section*{Very-High Accuracy INSTRUMENTATION AMPLIFIER}

\section*{FEATURES}
- VERSATILE FOUR-OP AMP DESIGN
- ULTRA-LOW VOLTAGE DRIFT - \(0.25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\), max
- LOW OFFSET VOLTAGE - \(25 \mu \mathrm{~V}\), max
- LOW NONLINEARITY - 0.002\%, max
- LOW NOISE \(-13 \mathrm{nV} / \sqrt{\mathrm{Hz}}\) at \(\mathrm{f}_{0}=1 \mathrm{kHz}\)
- HIGH CMR - 106 dB at 60 Hz , min
- HIGH INPUT IMPEDANCE - \(10^{10} \Omega_{\Omega}\)
- LOW COST

\section*{DESCRIPTION}

The INA104 is a high accuracy, multistage, inte-grated-circuit instrumentation amplifier designed for signal conditioning requirements where very-high performance is desired.
A multiamplifier, monolithic design, which uses Burr-Brown's ultra-low drift, low noise technology, provides the highest performance with maximum versatility at the lowest cost and this makes the INA104 ideal for even high volume applications.

\author{
APPLICATIONS \\ - AMPLIFICATION OF SIGNALS FROM SOURCES SUCH AS: \\ Strain Gages Thermocouples RTDs \\ - REMOTE TRANSOUCER AMPLIFIER - LOW LEVEL SIGNAL CONDITIONER - MEDICAL INSTRUMENTATION
}

Burr-Brown's compatible thin-film resistors and state-of-the-art wafer level laser-trimming techniques are used for minimizing offset voltage and temperature drift. This advanced technique also maximized common-mode rejection and gain accuracy.
The INA104 also contains a fourth operational amplifier, specified separately, which can conveniently be used for some important applications such as single capacitor active low-pass filtering, easy output level shifting, Common-mode voltage active guard drive, and increased gain (x 10,000 and greater).

note: +IN AND -IN ARE WITH RESPECT TO \(A_{3}\) OUTPUT.
IF \(A_{4}\) IS USED INVERTING. +IN AND -IN ARE REVERSED.
International Airport Industrial Park - P.0. Box 11400 - Tucson. Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

At \(T_{A}=+25^{\circ} \mathrm{C}\) with \(\pm 15\) VDC power supply and in circuit of Figure 1 unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{MODEL} & \multicolumn{3}{|c|}{INA104AM/HP} & \multicolumn{3}{|r|}{INA104BM/SM/JP} & \multicolumn{3}{|c|}{INA104CM/KP} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{11}{|c|}{INSTRUMENTATION AMPLIFIER} \\
\hline \begin{tabular}{l}
GAIN \\
Range of Gain \\
Gain Equatıon \\
Error From Equation, DC(1) \\
Gain Temp Coefficient(2)
\[
\begin{aligned}
& G=1 \\
& G=10 \\
& G=100 \\
& G=1000
\end{aligned}
\] \\
Nonlinearity, DC
\end{tabular} & 1 & \[
\begin{gathered}
\mathrm{G}=1+\left(40 \mathrm{k} / \mathrm{R}_{\mathrm{G}}\right) \\
\pm(008-005 / \mathrm{G}) \\
2 \\
20 \\
22 \\
22 \\
\pm\left(0002+10^{-5} \mathrm{G}\right)
\end{gathered}
\] & \[
\begin{gathered}
1000 \\
\pm(015-0 \quad 1 / \mathrm{G}) \\
5 \\
100 \\
110 \\
110 \\
\pm\left(0005+2 \times 10^{-5} \mathrm{G}\right)
\end{gathered}
\] & * & \[
\begin{array}{r} 
\pm(0001 \\
\left.+10^{-5} \mathrm{G}\right) \\
\hline
\end{array}
\] & \[
\begin{array}{r} 
\pm(0002 \\
\left.+10^{-5} \mathrm{G}\right) \\
\hline
\end{array}
\] & * & \[
\begin{gathered}
-10 \\
-11 \\
-11 \\
\pm(0001 \\
\left.+10^{-5} \mathrm{G}\right)
\end{gathered}
\] & \[
\begin{gathered}
-50 \\
-55 \\
-55 \\
\pm(0002 \\
\left.+10^{-5} \mathrm{G}\right)
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V} / \mathrm{V} \\
\mathrm{~V} / \mathrm{V} \\
\% \text { of } \mathrm{FS} \\
\\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\% \text { of } \mathrm{p}-\mathrm{p} \mathrm{FS}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
RATED OUTPUT \\
Voltage \\
Current \\
Output Impedance
\end{tabular} & \[
\left\lvert\, \begin{gathered}
\pm 10 \\
\pm 5
\end{gathered}\right.
\] & \[
\begin{gathered}
+115,-125 \\
+115,-125 \\
02
\end{gathered}
\] & & * & * & & * & * & & \[
\begin{gathered}
V \\
m A \\
\Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT OFFSET VOLTAGE \\
Initial Offset at \(+25^{\circ} \mathrm{C}(3)\) vs Temperature vs Supply vs Time
\end{tabular} & & \[
\begin{aligned}
& \pm 25 \pm 200 / \mathrm{G} \\
& \pm(1+50 / \mathrm{G}) \\
& \pm(1+20 / \mathrm{G})
\end{aligned}
\] & \[
\begin{gathered}
\pm 50 \pm 400 / \mathrm{G} \\
\pm 2 \pm 20 / \mathrm{G}
\end{gathered}
\] & & \[
\pm 10 \pm 100 / G
\] & \[
\begin{aligned}
& \pm 25 \pm 200 / G \\
& \pm 075 \pm 10 / G
\end{aligned}
\] & & \[
\pm 10 \pm 100 / \mathrm{G}
\] & \[
\begin{aligned}
& \pm 25 \pm 200 / G \\
& \pm 025 \pm 10 / G
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{V}\) \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\(\mu \mathrm{V} / \mathrm{V}\) \\
\(\mu \mathrm{V} / \mathrm{mo}\)
\end{tabular} \\
\hline \begin{tabular}{l}
INPUT BIAS CURRENT \\
Initial Bias Current each input vs Temperature vs Supply Initial Offset Current vs Temperature
\end{tabular} & & \[
\begin{gathered}
\pm 15 \\
\pm 0.2 \\
\pm 0.1 \\
\pm 5 \\
\pm 05
\end{gathered}
\] & \[
\pm 30
\]
\[
\pm 30
\] & & \[
\pm 10
\]
\[
\pm 2
\] & * & & \[
\begin{gathered}
\pm 5 \\
* \\
* \\
\pm 2
\end{gathered}
\] & \[
\pm 20
\]
\[
\pm 20
\] & \[
\begin{gathered}
n \mathrm{~A} \\
\mathrm{nA} /{ }^{\circ} \mathrm{C} \\
\mathrm{nA} / \mathrm{V} \\
\mathrm{nA} \\
\mathrm{nA} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT IMPEDANCE \\
Differential Common-mode
\end{tabular} & & \[
\begin{aligned}
& 1010||\mid \\
& 1010 \\
& 1 \mid 1
\end{aligned}
\] & & & * & & & * & & \(\Omega \| p F\) \(\Omega \| \mathrm{pF}\) \\
\hline \begin{tabular}{l}
INPUT VOLTAGE RANGE \\
Range, Linear Response CMR with \(1 \mathrm{k} \Omega\) Source Imbal \\
DC to \(60 \mathrm{~Hz}, \mathrm{G}=1\) \\
DC to \(60 \mathrm{~Hz}, \mathrm{G}=10\) \\
DC to \(60 \mathrm{~Hz}, \mathrm{G}=100\) to 1000
\end{tabular} & \[
\begin{gathered}
\pm 10 \\
80 \\
96 \\
106
\end{gathered}
\] & \[
\begin{gathered}
90 \\
106 \\
110
\end{gathered}
\] & & ** & * & &  & * & & \begin{tabular}{l}
V \\
dB \\
dB \\
dB
\end{tabular} \\
\hline \begin{tabular}{l}
INPUT NOISE \\
Input Voltage Noise \(\mathrm{f}_{\mathrm{B}}=01 \mathrm{~Hz}\) to 10 Hz \\
Density, G \(=1000\)
\[
\begin{aligned}
& f_{0}=10 \mathrm{~Hz} \\
& f_{0}=100 \mathrm{~Hz} \\
& f_{0}=1 \mathrm{kHz}
\end{aligned}
\] \\
Input Current Noise
\[
\mathrm{fB}_{\mathrm{B}}=001 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}
\] \\
Density
\[
\begin{aligned}
& f_{0}=10 \mathrm{~Hz} \\
& f_{0}=100 \mathrm{~Hz} \\
& f_{0}=1 \mathrm{kHz}
\end{aligned}
\]
\end{tabular} & & \[
\begin{aligned}
& 08 \\
& \\
& 18 \\
& 15 \\
& 13 \\
& \\
& 50 \\
& \\
& 08 \\
& 046 \\
& 035 \\
& \hline
\end{aligned}
\] & & &  & & &  & & \[
\begin{aligned}
& \mu \mathrm{V}, \mathrm{p}-\mathrm{p} \\
& \mathrm{nV} / \sqrt{\mathrm{Hz}} \\
& n \mathrm{~V} / \sqrt{\mathrm{Hz}} \\
& \mathrm{nV} / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA}, \mathrm{p}-\mathrm{p} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DYNAMIC RESPONSE \\
Small Signal, \(\pm 3 d B\) Flatness
\[
\begin{aligned}
& G=1 \\
& G=10 \\
& G=100 \\
& G=1000
\end{aligned}
\] \\
Small Signal, \(\pm 1 \%\) Flatness
\[
\begin{aligned}
& G=1 \\
& G=10 \\
& G=100 \\
& G=1000
\end{aligned}
\] \\
Full Power, \(G=1-100\) \\
Slew Rate, \(G=1-100\) \\
Settling Time (0.1\%)
\[
\begin{aligned}
& G=1 \\
& G=100 \\
& G=1000
\end{aligned}
\] \\
Settling Time ( \(0.01 \%\) )
\[
\begin{aligned}
& G=1 \\
& G=100 \\
& G=1000
\end{aligned}
\]
\end{tabular} & 02 & 300
140
25
25
20
10
1
200
6.4
04
30
40
350
30
50
500 & \[
\begin{gathered}
40 \\
55 \\
470 \\
\\
45 \\
70 \\
650
\end{gathered}
\] & * &  &  & * &  & * & kHz
kHz
kHz
kHz
kHz
kHz
kHz
Hz
kHz
\(\mathrm{V} / \mu \mathrm{sec}\)
\(\mu \mathrm{sec}\)
\(\mu \mathrm{sec}\)
\(\mu \mathrm{sec}\)
\(\mu \mathrm{sec}\)
\(\mu \mathrm{sec}\)
\(\mu \mathrm{sec}\) \\
\hline
\end{tabular}

ELECTRICAL (CONT)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{MODEL} & \multicolumn{3}{|c|}{INA104AM/HP} & \multicolumn{3}{|r|}{INA104BM/SM/JP} & \multicolumn{3}{|c|}{INA104CM/KP} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{11}{|c|}{OUTPUT AMPLIFIER, \(A_{4}\)} \\
\hline \[
\begin{gathered}
\text { OPEN-LOOP GAIN, VO }= \pm 100 \\
\text { Rated Load } R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\
R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\
\hline
\end{gathered}
\] & \[
\begin{array}{l|l}
100 \\
110
\end{array}
\] & \[
\begin{aligned}
& 115 \\
& 125
\end{aligned}
\] & & \% . & . & . & * & * & , & \[
\begin{aligned}
& d B \\
& d B
\end{aligned}
\] \\
\hline \begin{tabular}{l}
RATED OUTPUT \\
Voltage at \(R_{L}=2 k \Omega\)
\[
\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega
\] \\
Current \\
Output Impedance \\
Load Capacitance unity-gaın inverting \\
Short Circuit Current
\end{tabular} & \begin{tabular}{l}
\[
10
\] \\
5
\end{tabular} & \[
\begin{gathered}
+13,-145 \\
+13,-145 \\
75 \\
2 \\
\\
2000 \\
10
\end{gathered}
\] & &  &  & & . &  & & \begin{tabular}{l}
v \\
V \\
mA \\
k! \\
pF \\
mA
\end{tabular} \\
\hline \begin{tabular}{l}
FREQUENCY RESPONSE \\
Unity Gain, Small Signal Full Power Slew Rate Settling Time (unity gain)
\[
\begin{aligned}
& 0 \text { 1\% } \\
& 0 \text { 01\% }
\end{aligned}
\]
\end{tabular} & 035 & \[
\begin{gathered}
1 \\
9 \\
055 \\
\\
37 \\
40
\end{gathered}
\] & & - & . & & * &  & & \begin{tabular}{l}
MHz \\
kHz \\
V/ \(\mu\) sec \\
\(\mu \mathrm{sec}\) \\
\(\mu \mathrm{sec}\)
\end{tabular} \\
\hline INPUT OFFSET VOLTAGE Initial, \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) vs Temperature & & \[
\begin{aligned}
& \pm 1 \\
& \pm 5
\end{aligned}
\] & \(\pm 2\) & . & - & - & & * & - & \[
\underset{\mu \mathrm{V} /{ }^{\circ} \mathrm{C}}{\mathrm{C}}
\] \\
\hline INPUT BIAS CURRENT & & +55 & +150 & & * & * & & * & * & nA \\
\hline \begin{tabular}{l}
INPUT IMPEDANCE \\
Differential \\
Common-Mode
\end{tabular} & & \[
\begin{aligned}
& 500 \\
& 100
\end{aligned}
\] & & & - & & & - & & \[
\begin{aligned}
& \mathrm{k} \Omega \\
& \mathrm{M} \mathrm{\Omega}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
RESISTORS, 10k』 \\
Accuracy Drift Ratıo Match Drift
\end{tabular} & & \[
\begin{gathered}
05 \\
30 \\
006 \\
5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
5 \\
50 \\
012
\end{gathered}
\] & & - & - & & - & - & \[
\begin{gathered}
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT VOLTAGE NOISE \\
\(\mathrm{F}_{\mathrm{B}}=01 \mathrm{~Hz}\) to 10 Hz \\
Density
\[
\begin{aligned}
& f_{0}=10 \mathrm{~Hz} \\
& f_{0}=100 \mathrm{~Hz} \\
& f_{0}=1 \mathrm{kHz}
\end{aligned}
\]
\end{tabular} & & \[
\begin{aligned}
& 15 \\
& 35 \\
& 33 \\
& 32
\end{aligned}
\] & & &  & & &  & ; & \[
\begin{aligned}
& \mu V, p-p \\
& n V \sqrt{H z} \\
& n V \sqrt{H z} \\
& n V \sqrt{H z}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLY, TOTAL \\
Rated Voltage \\
Voltage Range \\
Current, Quiescent
\end{tabular} & \(\pm 5\) & \[
\begin{aligned}
& \pm 15 \\
& \pm 8.1
\end{aligned}
\] & \[
\begin{aligned}
& \pm 20 \\
& \pm 96
\end{aligned}
\] & * &  & * & - &  & * & \[
\begin{gathered}
V \\
V \\
m A
\end{gathered}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
INA104HP/JP/KP \\
INA104AM/BM/CM \\
INA104SM \\
Operation \\
INA104HP/JP/KP \\
INA104AM/BM/CM/SM \\
Storage \\
INA104HP/JP/KP \\
INA104AM/BM/CM/SM
\[
\theta J-C
\] \\
日J-A
\end{tabular} & 0
-25
-55
-40
-55
-40
-65 & \[
\begin{aligned}
& 115 \\
& 350
\end{aligned}
\] & \[
\begin{gathered}
+70 \\
+85 \\
+125 \\
+85 \\
+125 \\
\\
+85 \\
+150
\end{gathered}
\] & & - & * & & * & , & \begin{tabular}{l}
\({ }^{\circ} \mathrm{C}\) \({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C}\) \\
\(0^{\circ} \mathrm{C} / \mathrm{W}\) \\
\(0^{\circ} \mathrm{C} / \mathrm{W}\)
\end{tabular} \\
\hline
\end{tabular}

\footnotetext{
*Specifications same as for INA104HP
}

\section*{NOTES.}

1 Typically the tolerance of RG will be the major source of gain error 2 Not including the TCR of RG 3 Adjustable to zero at any one gain

MECHANICAL


\section*{TYPICAL PERFORMANCE CURVES}










\section*{DISCUSSION OF PERFORMANCE}

\section*{INSTRUMENTATION AMPLIFIERS}

Instrumentation amplifiers are closed-loop gain blocks whose committed circuitry accurately amplifies the voltage applied to their inputs. They respond only to the difference between the two input signals and exhibit extremely-high input impedance, both differentially and common-mode. Feedback networks are packaged within the amplifier module. Only one external gain setting resistor must be added. An operational amplifier, on the other hand, is an open-loop, uncommitted device that requires external networks to close the loop. While operational amplifiers can be used to achieve the same basic function as instrumentation amplifiers, it is difficult
to reach the same level of performance. Using operational amplifiers often leads to design trade-offs when it is necessary to amplify low level signals in the presence of common-mode voltages while maintaining high input impedances.

\section*{THE INA104}

A simplified schematic of the INA104 is shown on the first page of this data sheet. It is a three-amplifier device which provides all the desirable characteristics of a premium performance instrumentation amplifier. In addition, it has features not normally found on integrated circuit instrumentation amplifiers.
The input section (A1 and A2) incorporates high performance, low drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide
the high input impedance \(\left(10^{10} \Omega\right)\) desirable in the instrumentation amplifier function. The offset voltage and offset voltage versus temperature is low due to the monolithic design and improved even further by the state-of-the-art laser-trimming techniques.
The output section (A3) is connected in a unity-gain difference amplifier configuration. A critical part of this stage is the matching of the four \(10 \mathrm{k} \Omega\) resistors which provide the difference function. These resistors must be initially well matched and the matching must be maintained over temperature and time in order to retain excellent common-moderejection. (The 106 dB minimum at 60 H / for gains greater than 100 V V is a significant improvement compared to most other integrated circuit instrumentation amplifiers.)
All of the internal resistors are compatible thin-film nichrome formed with the integrated circuit. The critical resistors are laser-trimmed to provide the dessred high gain accuracy and common-mode rejection. Nichrome ensures long-term stability of trimmed resistors and simultaneous achievement of excellent TCR and TCR tracking. This provides gain accuracy and commonmode rejection when the INA104 is operated over wide temperature ranges.

The fourth op-amp (A4) of the INA 104 adds a great deal of versatility and convenience to the amplifier. Its use allows easy implementation of active low-pass filtering, output offsetting, and additional gain generation. The pin connections make the use of this stage optional and the specifications appear separately in the table of Electrical Specifications.

\section*{USING THE INA104}

Figure 1 shows the simplest configuration of the INA104. The gain is set by the external resistor, \(\mathrm{R}_{(, \text {, }}\) with a gain equation of \(G=1+\left(40 K, R_{G_{1}}\right)\). The reference and TCR of \(\mathrm{R}_{\text {, }}\), contribute directly to the gain accuracy and drift.
For gains greater than unity, resistor \(\mathrm{R}_{6}\), is connected externally between pins 5 and 14. At high ganns where the value of \(R_{G}\), becomes small, additional resistance (i.e., relays, sockets) in the \(R_{6}\), circuit will contribute to a gain error. Care should be taken to minimize this effect. However, this error can be virtually eliminated with the INA 104 by using the gain sense circuit connection.
Pins \(1,5,14\), and 18 are accessible so that a four-terminal connection can be made to \(\mathrm{R}_{1}\). (Pins 1 and 18 are the voltage sense terminals since no signal current flows into the operational amplifiers'inputs.) This may be useful at high gains where the value of \(R_{\text {, }}\), becomes small.
The optional offset adjust capability is shown in Figure 1. The adjustment affects only the input stage component of the offset voltage. Thus, the null condition will be disturbed (if input offset is not adjusted to zero) when the gain is changed. Also, the input drift will be affected by approximately \(0.31 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) per \(100 \mu \mathrm{~V}\) of input offset voltage that is trimmed. Therefore, care should be taken when considering use of the control for removal of other sources of offset.

OPTIONAL OFFSET ADJUSTMENT PROCEDURE
It is frequently desirable to null the input component of offset (Figure 1) and occasionally that of the output
 exists to the input).
2. Set the gain to the desired value (greater than l) by choosing \(\mathrm{R}_{\mathrm{G}}\).
3. Adjust the \(100 \mathrm{k} \Omega\) potentiometer in Figure 1 until the output reads \(0 \mathrm{~V} \pm 1 \mathrm{mV}\) or desired setting. Note that the offset will change when the gain is changed. If the output component of offset is to be removed or if it is desired to establish an intentional offset, adjust the \(100 \mathrm{k} \Omega\) potentiometer in Figure 2 until the output reads \(0 \mathrm{~V} \pm 1 \mathrm{mV}\) or desired setting. Note that the offset will not change with gain, but be sure to use a stable amplifier with good DC characteristics. The range of adjustment is \(\pm 15 \mathrm{mV}\) as shown. For larger ranges change the ratio of \(R_{1}\) to \(R_{2}\). The op amp is used to maintain a low resistance ( \(<0.1 \Omega\) ) from pin 6 to Common to avoid CMR degradation.

\section*{BASIC CIRCUIT CONNECTION}

The basic circuit connection for the INA104 is shown in Figure 1. The output voltage is a function of the differental input voltage times the gain.


FIGURE 2. Optional Output Offset Vulling or Offsettıng Using an Amplifier (L.ow Impedance to \(P\) in 6).

Figure I does not include additional internal op amp \(\mathrm{A}_{4}\). Power supply bypassing with a \(1 \mu \mathrm{~F}\) tantalum capacitor or equivalent is always recommended.
In applications which do not use the fourth internal amplifier ( \(A_{4}\) - pins \(7,9,10,11\), and 12), pin 7 should be connected to Common and pins 10 and 11 should be connected together. This will prevent the output of \(\mathrm{A}_{4}\) from saturating ("locking-up") and affecting the offset of the instrumentation amplifier, \(A_{1}, A_{2}\), and \(A_{3}\).

\section*{TYPICAL APPLICATIONS}

Many applications of instrumentation amplifiers involve the amplification of low-level differential signals from bridges and transducers such as strain gages, thermocouples, and RTD's. Some of the important parameters include common-mode rejection (differential cancellation of common-mode offset and noise), input impedance. offset voltage and drift, gain accuracy, linearity, and noise. The INA104 accomplishes all of these with high precision.

Figures 3 through 13 shou some typical applications circuits.

Figure 3 shows how the output stage may be used to provide additional gain. If gaıns greater than 1000 V V ( 10.000 up to 100,000 and greater) are desired it is better to place some gain in the output amplifier rather than the input stage due to the low values of \(R_{l}\), required ( \(R_{1},<\) \(40 \Omega\) for ( \(\left.1+40 k R_{( }\right)>1000\) ). Vote, however, that accuracy can degrade due to very-high amplification of offset, drift, and noise errors.
Output offsetting ("zero suppression"or"reroclevation") may be more easily accomplished with the INA104 than


FIGURE 3. Additıonal Gain From Output Stage.
with most other IC instrumentation amplifiers as shoun in Figure 4. The use of the extra internal op amp. \(A_{4}\). means that CMR of the instrument amp is not disturbed. and that a convenient value of variable resistor can be used. The circuit shown in Figure 2 can also be used to achieve the desired offsetting by scaling the resistors \(R_{1}\) and \(R_{2}\). A low impedance path from pin 6 to Common should be provided to achieve the high CMR specified. Resistance above \(0.1 \Omega\) will cause the CMR to fall below 106 dB .


FIGURE 4. Output Offsetting.


FIGURE 5. Use of Guard Drive.

Amplifier \(\mathrm{A}_{4}\) also allows active low-pass filtering to be implemented conveniently with a single capacitor. Filtering can be used for noise reduction or band-limiting of the output signal as shown in Figure 6.
The common-mode voltage from the \(26 \mathrm{k} \Omega\) resistors in the input section appears at pin 4 . Figure 5 shows how this voltage can be used to drive the shield of the input cable. Since the cable is driven at the common-mode voltage, the effects of distributed capacitance is reduced and the AC system common-mode rejection may be improved. Amplifier \(A_{4}\) buffers the CMV at pin 4 from the input cable.


FIGURE 6. Active Low Pass Filtering.


FIGURE 7. Output Power Boosting.


FIGURE 8. CMR Trim.


FIGURE 9. Amplification of a Differential Voltage from a Resistance Bridge.


FIGURE 10. Amplification of a Transformer Coupled Analog Signal.


FIGURE 11. ECG Amplifier or Recorder Preamp for Biological Signals.


FIGURE 12. Precision Isolated Instrumentation Amplifier.


FIGURE 13. Multiple Channel Precision Instrumentation Amplifier.

\section*{GENERAL RECOMMENDED HANDLING PROCEDURES FOR INTEGRATED CIRCUITS}

All semiconductor devices are vulnerable, in varying degrees, to damage from the discharge of electrostatic energy. Such damaging can cause performance degradation or failure, either immediate or latent. As a general practice we recommend the following handling procedures to reduce the risk of electrostatic damage.
1. Remove static-generating materials, such as untested plastics, from all areas that handle microcircuits.
2. Ground all operators, equipment, and work stations.
3. Transport and ship microcircuits, or products incorporating microcircuits, in static-free, shielded containers.
4. Connect together all leads of each device by means of a conductive material, when the device is not connected into a circuit.
5. Control relative humidity to as high a value as practical ( \(50 \%\) is recommended).

\section*{BURR-BROWN®}


\section*{INA105}

\section*{AVAILABLE IN} DIE FORM

\section*{Precision Unity Gain DIFFERENTIAL AMPLIFIER}

\section*{FEATURES}
- CMR 86dB min over temp
- GAIN ERROR 0.01\% max
- NONLINEARITY 0.001\% max
- NO EXTERNAL ADJUSTMENTS REQUIRED
- EASY TO USE
- COMPLETE SOLUTION
- highly Versatile
- LOW COST
- TO-99 HERMETIC METAL, LOW COST PLASTIC DIP, AND SMALL OUTLINE PACKAGES

\section*{APPLICATIONS}
- DIFFERENTIAL AMPLIFIER
- BASIC INSTRUMENTATION AMPLIFIER BUILDING BLOCK
- UNITY-GAIN INVERTING AMPLIFIER
- GAIN-OF-1/2 AMPLIFIER
- NONINVERTING GAIN-OF-2 AMPLIFIER
- AVERAGE VALUE AMPLIFIER
- ABSOLUTE VALUE AMPLIFIER
- SUMMING AMPLIFIER
- SYNCHRONOUS DEMODULATOR
- CURRENT RECEIVER WITH COMPLIANCE TO RAILS
- 4mA to 20mA TRANSMITTER
- VOLTAGE-CONTROLLED CURRENT SOURCE
- ALL-PASS FILTERS

\section*{DESCRIPTION}

The INA105 is a precision unity-gain differential amplifier. As a monolithic circuit, it offers high reliability at low cost. It consists of a premium grade operational amplifier and an on-chip precision resistor network.
As a special feature, the INA105 can drive 20 mA from the positive supply. This simplifies construction of 4 mA to 20 mA current sources and transmitters.
The INA105 is completely self-contained and offers the user a highly versatile function. No adjustments to gain, offset, and CMR are necessary. This provides three important advantages: (1) lower initial design engineering time, (2) lower manufacturing assembly time and cost, and (3) easy cost-effective field repair of a precision circuit.


\section*{SPECIFICATIONS}

ELECTRICAL
At \(+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{~V}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{INA105AM} & \multicolumn{3}{|c|}{INA105BM} & \multicolumn{3}{|c|}{INA105KP/KU} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
GAIN \\
Initial \({ }^{(1)}\) \\
Error vs Temperature Nónlınearity \({ }^{(2)}\)
\end{tabular} & , & & \[
\begin{gathered}
1 \\
0005 \\
1 \\
00002
\end{gathered}
\] & \[
\begin{gathered}
0.01 \\
5 \\
0.001
\end{gathered}
\] & & * & * & & ***********) & \[
0025
\] & \[
\begin{array}{|c|}
\hline \mathrm{V} / \mathrm{V} \\
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\%
\end{array}
\] \\
\hline \begin{tabular}{l}
OUTPUT \\
Rated Voltage \\
Rated Current \\
Impedance \\
Current Limit \\
Capacitive Load
\end{tabular} & \begin{tabular}{l}
\[
\begin{aligned}
\mathrm{I}_{0}= & +20 \mathrm{~mA},-5 \mathrm{~mA} \\
& E_{0}=10 \mathrm{~V}
\end{aligned}
\] \\
To common Stable operation
\end{tabular} & \[
\begin{gathered}
10 \\
+20,-5
\end{gathered}
\] & \[
\begin{gathered}
12 \\
0.01 \\
+40 /-10 \\
1000
\end{gathered}
\] & , & * & * & . & * & * & - & \[
\begin{gathered}
V \\
\mathrm{~mA} \\
\Omega \\
\mathrm{~mA} \\
\mathrm{pF}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT \\
Impedance \({ }^{(3)}\) \\
Voltage Range \({ }^{(4)}\) \\
Common-mode Rejection \({ }^{(5)}\)
\end{tabular} & Differential Common-mode Differential Common-mode \(T_{A}=T_{\text {min }}\) to \(T_{\text {max }}\) & \[
\begin{gathered}
\pm 10 \\
\pm 20 \\
80
\end{gathered}
\] & \begin{tabular}{l}
50 \\
50 \\
90
\end{tabular} & & \[
86
\] & \[
100
\] & & \[
72
\] &  & & \[
\begin{gathered}
\mathrm{k} \Omega \\
\mathrm{k} \Omega \\
\mathrm{~V} \\
\mathrm{~V} \\
\mathrm{~dB}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
OFFSET VOLTAGE \\
Initial \\
vs Temperature \\
vs Supply \\
vs Time
\end{tabular} & \[
\pm \mathrm{V}_{\mathrm{cc}}=6 \mathrm{~V} \text { to } 18 \mathrm{~V}
\] & & \[
\begin{gathered}
50 \\
5 \\
1 \\
20
\end{gathered}
\] & \[
\begin{aligned}
& 250 \\
& 20 \\
& 25
\end{aligned}
\] & & * & \[
\begin{aligned}
& 10 \\
& 15
\end{aligned}
\] & & * & 500
. & \[
\begin{gathered}
\mu \mathrm{V} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mu \mathrm{~V} / \mathrm{V} \\
\mu \mathrm{~V} / \mathrm{mo}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
OUTPUT NOISE VOLTAGE \\
\(\mathrm{F}_{\mathrm{B}}=001 \mathrm{~Hz}\) to 10 Hz \\
\(\mathrm{F}_{\mathrm{O}}=10 \mathrm{kHz}\)
\end{tabular} & \(\mathrm{RTO}^{(6)(8)}\) & , & \[
\begin{aligned}
& 24 \\
& 60
\end{aligned}
\] & & & * & & & * & & \[
\begin{array}{|l|}
\mu V p-p \\
n V / \sqrt{H z}
\end{array}
\] \\
\hline \begin{tabular}{l}
DYNAMIC RESPONSE \\
Small Signal Full Power BW Slew Rate Settling Tıme. 0.1\% 0.01\% 0.01\%
\end{tabular} & \[
\begin{gathered}
-3 \mathrm{~dB} \\
\mathrm{~V}_{\mathrm{O}}=20 \mathrm{~V} \text { p-p } \\
\mathrm{V}_{\mathrm{O}}=10 \mathrm{~V} \text { step } \\
\mathrm{V}_{\mathrm{O}}=10 \mathrm{~V} \text { step } \\
\mathrm{V}_{\mathrm{CM}}=10 \mathrm{~V} \text { step, } \mathrm{V}_{\text {DIFF }}=0 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
30 \\
2
\end{gathered}
\] & \[
\begin{gathered}
1 \\
50 \\
3 \\
4 \\
5 \\
15
\end{gathered}
\] & & * & * & & * &  & & \begin{tabular}{l}
MHz \\
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{S}\) \\
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{s}\)
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Rated \\
Voltage Range \\
Quiescent Current
\end{tabular} & Derated performance
\[
V_{\text {OUT }}=0 \mathrm{~V}
\] & \(\pm 5\) & \[
\begin{aligned}
& \pm 15 \\
& \pm 1.5
\end{aligned}
\] & \[
\begin{gathered}
\pm 18 \\
\pm 2
\end{gathered}
\] & * &  & * & * &  & * & \[
\begin{gathered}
V \\
V \\
m A
\end{gathered}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operation \\
Storage
\end{tabular} & . & \[
\begin{aligned}
& -25 \\
& -55 \\
& -65
\end{aligned}
\] & & \[
\begin{aligned}
& +85 \\
& +125 \\
& +150
\end{aligned}
\] & * & & * & \[
\begin{gathered}
0 \\
-25 \\
-40
\end{gathered}
\] & & \[
\begin{aligned}
& +70 \\
& +85 \\
& +85
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
* Specification same as for INA105AM

NOTES. (1) Connected as difference amplifier (see Figure 4). (2) Nonlinearity is the maxımum peak deviation from the best-fit straight line as a percent of full-scale peak-to-peak output (3) \(25 \mathrm{k} \Omega\) resistors are ratio matched but have \(\pm 20 \%\) absolute value. (4) Maximum input voltage without protection is 10 V more than either \(\pm 15 \mathrm{~V}\) supply ( \(\pm 25 \mathrm{~V}\) ) Limit \(\mathrm{l}_{\mathrm{in}}\) to 1 mA (5) With zero source impedance (see Maintaining CMR section). (6) Referred to output in unity-gain difference configuratıon. Note that this circuit has a gain of 2 for the operatıonal amplifier's offset voltage and noוse voltage. (7) Includes effects of amplifier's input bias and offset currents (8) Includes effects of amplifier's input current noise and thermal noise contribution of resistor network.

\section*{ABSOLUTE MAXIMUM RATINGS}


\section*{ORDERING INFORMATION}
\begin{tabular}{|c|c|c|}
\hline Model & Package & Temperature Range \\
\hline \[
\begin{aligned}
& \text { INA105AM } \\
& \text { INA105BM } \\
& \text { INA105KP } \\
& \text { INA105KU } \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Metal TO-99 \\
Metal TO-99 \\
Plastic DIP \\
Plastic SOIC
\end{tabular} & \[
\begin{gathered}
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \multicolumn{3}{|l|}{BURN-IN SCREENING OPTION See text for details.} \\
\hline Model & Package & Burn-In Temp.
\[
(160 h)^{(1)}
\] \\
\hline INA105AM-BI & 1 Metal TO-99 & \(9+125^{\circ} \mathrm{C}\) \\
\hline INA105BM-BI & Metal TO-99 & \(9+125^{\circ} \mathrm{C}\) \\
\hline INA105KP-BI & 1 Plastic DIP & +85 \({ }^{\circ} \mathrm{C}\) \\
\hline INA105KU-BI & 1 Plastic SOIC & C \(+85^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

PIN DESIGNATIONS


MECHANICAL

NOTE Leads in true position
within \(001^{\prime \prime}(025 \mathrm{~mm})\) R at MMC at seatıng plane
Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD883 (except paragraph 32 )
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ DIM } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX \\
\hline A & 355 & 400 & 903 & 1016 \\
\hline A \(_{1}\) & 340 & 385 & 865 & 980 \\
\hline B & 230 & 290 & 585 & 738 \\
\hline B \(_{1}\) & 200 & 250 & 509 & 636 \\
\hline C & 120 & 200 & 305 & 509 \\
\hline D & 015 & 023 & 038 & 059 \\
\hline F & 030 & 070 & 076 & 178 \\
\hline G & 100 BASIC & \multicolumn{2}{|c|}{254 BASIC } \\
\hline H & 025 & 050 & \multicolumn{2}{|c|}{064} & 127 \\
\hline J & 008 & 015 & 020 & 0.38 \\
\hline K & 070 & 150 & 178 & 382 \\
\hline L & 300 & BASIC & 763 BASIC \\
\hline M & \(0^{\circ}\) & \(15^{\circ}\) & \multicolumn{2}{|c|}{\(0^{\circ}\)} & \(15^{\circ}\) \\
\hline N & 010 & 030 & 025 & 076 \\
\hline P & 025 & 050 & 064 & 127 \\
\hline
\end{tabular}

\section*{Small Outline Surface Mount}


NOTE Leads in true position within 010" ( 25 mm ) R at MMC at seatıng plane
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{} & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } DIM & MIN & MAX & MIN & MAX \\
\hline A & 185 & 201 & 4.70 & 511 \\
\hline\(A_{1}\) & 178 & 201 & 452 & 511 \\
\hline B & 146 & 162 & 371 & 411 \\
\hline \(\mathrm{~B}_{1}\) & 130 & 149 & 330 & 378 \\
\hline C & 054 & 145 & 137 & 369 \\
\hline D & 015 & 019 & 038 & 048 \\
\hline G & \multicolumn{2}{|c|}{050 BASIC } & \multicolumn{2}{c|}{127 BASIC } \\
\hline H & 018 & 026 & 046 & 066 \\
\hline J & 008 & 012 & 020 & 030 \\
\hline L & 220 & 252 & 559 & 640 \\
\hline M & \(0^{\circ}\) & \(10^{\circ}\) & \(0^{\circ}\) & \(10^{\circ}\) \\
\hline N & 000 & 012 & 000 & 030 \\
\hline
\end{tabular}


\section*{TYPICAL PERFORMANCE CURVES}
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{VDC}\) unless otherwise noted



\section*{BURN-IN SCREENING}

Burn-in screening is an option available for both the plastic- and ceramic-packaged INA105. Burn-in duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).

Plastic "-BI" models: \(+85^{\circ} \mathrm{C}\)
Ceramic "-BI" models: \(+125^{\circ} \mathrm{C}\)
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.


\section*{DISCUSSION OF PERFORMANCE}

The INA105 is the new solution to a widely occurring problem-how to realize a very accurate unity-gain differential amplifier at low cost. Burr-Brown's solution is a reliable monolithic circuit including both operational amplifier and thin-film resistors on the chip. State-of-the-art laser-trimming techniques assure total error of less than \(\pm 0.015 \%\) (gain error, nonlinearity, offsets, and common-mode rejection).

The performance of the unity-gain differential amplifier circuit can mistakenly be taken for granted. The necessary resistor accuracy is difficult to achieve, especially over temperature. Two classical techniques employed for obtaining the necessary accuracy are either manual trimming or the use of available packaged matched and tracking resistor networks. Both are expensive compared to the cost of the complete INA105.
The INA105 provides the total solution. By using a computer-controlled laser-trimming procedure, both accuracy and low cost are guaranteed. This makes external adjustment of gain, CMR, and offset voltage unnecessary. The user can be assured of excellent accuracy over temperature due to the properties inherent in BurrBrown's thin-film resistors.
Other advantages are also apparent. Design, purchasing, and inventory costs are reduced. Labor time in adjusting independent resistors is eliminated both during manufacturing and field repair. Best of all, expensive potentiometers are not required. This further enhances circuit reliability.

\section*{BASIC POWER SUPPLY AND SIGNAL CONNECTIONS}

Figure 1 shows the proper connections for power supply and signal. Supplies should be decoupled with \(1 \mu \mathrm{~F}\) tantalum capacitors as close to the amplifier as possible. To avoid gain and CMR errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance.


FIGURE 1. Basic Power Supply and Signal Connections:

\section*{OFFSET ADJUSTMENT}

Figure 2 shows the offset adjustment circuit for the INA105. This circuit will allow \(\pm 300 \mu \mathrm{~V}\) of adjustment and will not affect the gain accuracy or CMR.


FIGURE 2. Offset Adjustment.

\section*{MAINTAINING COMMON-MODE REJECTION}

Two factors are important in maintaining high CMR: (1) resistor matching and tracking (the internal INA105 circuitry does this for the user) and (2) source impedance including its imbalance.
Referring to Figure 1, the CMR depends upon the match of the internal \(R_{4} / R_{3}\) ratio to the \(R_{1} / R_{2}\) ratio. A CMR of 100 dB requires resistor matching of \(0.002 \%\). To maintain 86 dB , minimum CMR to \(+85^{\circ} \mathrm{C}\), the resistor TCR tracking must be better than \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). These accuracies are difficult and expensive to reliably achieve with discrete components.
Any source impedance adds directly to the input resistors, \(\mathrm{R}_{1}\) and \(\mathrm{R}_{3}\), and will degrade DC and AC CMR. Likewise any wiring resistance adds directly to any of the precision difference resistors. A resistance of \(0.5 \Omega\) ( \(0.002 \%\) of \(25 \mathrm{k} \Omega\) ) will degrade the 100 dB CMR of the INA105; \(5 \Omega\) will degrade the CMR to 80 dB . Don't be tempted to interchange pins 1 and 3 or pins 2 and 5 . The resistors in the INA105 are carefully matched to faithfully preserve the proper ratios. If they are switched, CMR and temperature drift performance will be degraded.
When input filters are used preceding an instrumentation amplifier (see Figure 5), care should also be taken to match RCs on the two input lines. For example, mismatched input filters for high frequencies will reduce the CMR at lower frequencies, e.g, 60 Hz . Differential filters will not degrade AC CMR.

\section*{RESISTOR NOISE IN THE INA105}

Figure 3 shows the model for calculating resistor noise in the INA105. Resistors have Johnson noise resulting from thermal agitation. The expression for this noise is:
\[
\mathrm{E}_{\mathrm{RMS}}=\sqrt{4 \mathrm{KTRB}}
\]

Where: \(\mathrm{K}=\) Boltzman's constant \(\left(\mathbf{J} /{ }^{\circ} \mathrm{K}\right)\)
\(\mathrm{T}=\) Absolute temperature \(\left({ }^{\circ} \mathrm{K}\right)\)
\(\mathrm{R}=\) Resistance \((\Omega)\)
\(B=\) Bandwidth ( Hz )


FIGURE 3. Resistor Noise Model.

At room temperature, this noise becomes:
\[
\mathrm{E}_{\mathrm{N}}=1.3^{-10} \sqrt{\mathrm{R}}
\]
(V/ \(\sqrt{\mathrm{Hz}}\) )
The three noise sources in Figure 2 are:
\[
\begin{aligned}
& \mathrm{E}_{\mathrm{N} 1}=1.3^{-10}\left(\mathrm{R}_{2} / \mathrm{R}_{1}\right) \sqrt{\mathrm{R}_{1}} \\
& \mathrm{E}_{\mathrm{N} 2}=1.3^{-10} \sqrt{\mathrm{R}_{2}} \\
& \mathrm{E}_{\mathrm{N} 3}=1.3^{-10}\left(1+\mathrm{R}_{2} / \mathrm{R}_{1}\right) \sqrt{\mathbf{R}_{3} \| \mathrm{R}_{4}}
\end{aligned}
\]

The output noise (given \(R_{1}=R_{2}=R_{3}=R_{4}=25 \mathrm{k} \Omega\) ) is:

For example,
\(\mathrm{E}_{\text {NO }}\) within a
\[
\begin{aligned}
100 \mathrm{~Hz} \mathrm{BW}= & 410 \mathrm{nV}_{\mathrm{RMS}} \\
= & 2460 \mathrm{nV}_{\mathrm{P}-\mathrm{P}} \text { with a crest factor of } 6 \\
& \text { (statistically includes } 99.7 \% \text { of all } \\
& \text { noise peak occurrences) }
\end{aligned}
\]

This is the noise due to the resistors alone. It is included in the noise specification of the INA105.

\section*{APPLICATIONS CIRCUITS}

The INA105 is ideally suited for a wide range of circuit functions. Figures 4 through 29 show many applications circuits ranging from difference amplifiers and singleended gain blocks to average and absolute value amplifiers. It is ideal as a current-loop receiver. Also, since the positive output current drive has been extended, it serves uniquely as a current transmitter for ranges such as 4 mA to 20 mA . When using these applications recall that the internal \(25 \mathrm{k} \Omega\) resistors are ratio-matched but \(\pm 20 \%\) absolute.


FIGURE 4. Precision Difference Amplifier.


FIGURE 5. Precision Instrumentation Amplifier.


FIGURE 6. Current Receiver with Compliance to Rails.


FIGURE 7. Precision Unity-Gain Inverting Amplifier.


FIGURE 8. \(\pm 10 \mathrm{~V}\) Precision Voltage Reference.


FIGURE 9. \(\pm 5 \mathrm{~V}\) Precision Voltage Reference.


FIGURE 10. Precision Unity-Gain Buffer.


FIGURE 11. Pseudoground Generator.


FIGURE 12. Precision Average Value Amplifier.


FIGURE 15. Precision (G=2) Amplifier.

FIGURE 13. Precision Bipolar Offsetting.


FIGURE 14. Instrumentation Amplifier Guard Drive Generator.


FIGURE 16. All-Pass Filter (provides unity gain and \(0^{\circ}\) to \(180^{\circ}\) phase shift output for frequencies of DC to \(\infty \mathrm{Hz}\) ).


FIGURE 17. Precision Summing Amplifier.


FIGURE 18. Precision Summing Amplifier with Gain.


FIGURE 19. Precision (Gain =1/2) Amplifier. Allows \(\pm 20 \mathrm{~V}\) Input with \(\pm 15 \mathrm{~V}\) Power Supplies.

FIGURE 20. All-Pass Filter (provides unity gain and \(-180^{\circ}\) to \(0^{\circ}\) phase shift output for frequencies of DC to \(\infty \mathrm{Hz}\) ).


FIGURE 21. Differential Output Difference Amplifier.


FIGURE 22. Precision Summing Instrumentation Amplifier.


FIGURE 23. Precision Voltage-to-Current Converter with Differential Inputs.



FIGURE 25. Precision Voltage-Controlled Current Source with Buffered Differential Inputs and Gain.


FIGURE 26. Digitally Controlled Gain of \(\pm 1\) Amplifier.

FIGURE 24. Differential Input Voltage-to-Current Converter for Low Iout.


FIGURE 27. Boosting Instrumentation Amplifier Common-Mode Range From \(\pm 5 \mathrm{~V}\) to \(\pm 7.5 \mathrm{~V}\) with 10 V Full-Scale Output.


FIGURE 28. Precision Absolute Value Buffer.


FIGURE 29. Precision 4-20mA Current Transmitter.


FIGURE 30. Window Comparator with Window Span and Window Center Inputs.


FIGURE 31. Isolating Current Source.


FIGURE 32. Isolating Current Source with Buffering Amplifier for Greater Accuracy.

\section*{BURR-BROWN®}


\section*{Precision Fixed-Gain DIFFERENTIAL AMPLIFIER}

\section*{FEATURES}
- FIXED GAIN, \(A=10\)
- CMR 100dB min over temp
- NONLINEARITY 0.001\% max
- NO EXTERNAL ADJUSTMENTS REQUIRED
- EASY TO USE
- COMPLETE SOLUTION
- HIGHLY VERSATILE
- LOW COST
- TO-99 HERMETIC METAL AND LOW COST PLASTIC PACKAGES

\section*{DESCRIPTION}

The INA106 is a precision fixed-gain differential amplifier. As a monolithic circuit, it offers high reliability at low cost. It consists of a premium grade operational amplifier and an on-chip precision resistor network.
The INA106 is completely self-contained and offers the user a highly versatile function. No adjustments to gain, offset, and CMR are necessary. This provides three important advantages: (1) lower initial design engineering time, (2) lower manufacturing assembly time and cost, and (3) easy cost-effective field repair of a precision circuit.

\section*{APPLICATIONS}
- DIFFERENTIAL AMPLIFIER, \(\mathrm{A}=10\)
- BASIC INSTRUMENTATION AMPLIFIER BUILDING BLOCK
- INVERTING AMPLIFIER, \(A=-10\)
- NONINVERTING AMPLIFIER, \(\mathrm{A}=10\)
- SUMMING AMPLIFIER, WEIGHTED
- \(\pm\) IOOV CM RANGE DIFFERENTIAL AMPLIFIER


\section*{SPECIFICATIONS}

ELECTRICAL
At \(+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{~V}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{INA106AM} & \multicolumn{3}{|c|}{INA106BM} & \multicolumn{3}{|c|}{INA106KP} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
GAIN \\
Initia| \({ }^{(1)}\) \\
Error vs Temperature Nonlinearity \({ }^{(2)}\)
\end{tabular} & & & \[
\begin{gathered}
10 \\
0.005 \\
-4 \\
0.0002
\end{gathered}
\] & \[
\begin{gathered}
001 \\
\pm 10 \\
0.001
\end{gathered}
\] & & * & * & & \(*\)
0.01
\(*\)
\(*\) & \[
0.025
\] & \[
\begin{gathered}
\mathrm{V} / \mathrm{V} \\
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\%
\end{gathered}
\] \\
\hline \begin{tabular}{l}
OUTPUT \\
Rated Voltage \\
Rated Current \\
Impedance \\
Current Limit \\
Capacitive Load
\end{tabular} & \[
\begin{gathered}
\mathrm{I}_{0}=+20 \mathrm{~mA},-5 \mathrm{~mA} \\
\mathrm{E}_{0}=10 \mathrm{~V} \\
\text { To common } \\
\text { Stable operation }
\end{gathered}
\] & \[
\begin{gathered}
10 \\
+20,-5
\end{gathered}
\] & \[
\begin{gathered}
12 \\
0.01 \\
+40 /-10 \\
1000
\end{gathered}
\] & & * & \(*\)
\(*\)
\(*\)
\(*\) & - & * & * & & \[
\begin{gathered}
V \\
\mathrm{~mA} \\
\Omega \\
\mathrm{~mA} \\
\mathrm{pF}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT \\
Impedance \\
Voltage Range \\
Common-mode Rejection \({ }^{(3)}\)
\end{tabular} & Differential Common-mode Differential Common-mode \(T_{A}=T_{\text {MIN }}\) to \(T_{\text {MAX }}\) & \[
\begin{gathered}
\pm 1 \\
\pm 11 \\
94
\end{gathered}
\] & \[
\begin{gathered}
10 \\
110 \\
\\
100
\end{gathered}
\] & & \[
100
\] &  & &  &  & & \[
\begin{gathered}
\mathrm{k} \Omega \\
\mathrm{k} \Omega \\
\mathrm{~V} \\
\mathrm{~V} \\
\mathrm{~dB}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
OFFSET VOLTAGE \\
Initial \\
vs Temperature \\
vs Supply \\
vs Time
\end{tabular} & RTI \({ }^{(4)}\)
\[
\pm V_{c c}=6 \mathrm{~V} \text { to } 18 \mathrm{~V}
\] & & \[
\begin{gathered}
50 \\
02 \\
1 \\
10
\end{gathered}
\] & \[
\begin{gathered}
100 \\
5 \\
10
\end{gathered}
\] & & * &  & & * & \[
200
\] & \[
\begin{gathered}
\mu \mathrm{V} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mu \mathrm{~V} / \mathrm{V} \\
\mu \mathrm{~V} / \mathrm{mo}
\end{gathered}
\] \\
\hline OUTPUT NOISE VOLTAGE
\[
\begin{aligned}
& \mathrm{F}_{\mathrm{B}}=001 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\
& \mathrm{~F}_{\mathrm{O}}=10 \mathrm{kHz}
\end{aligned}
\] & \(R T 1^{(5)}\) & & \[
\begin{gathered}
1 \\
30
\end{gathered}
\] & & & * & & & * & & \[
\begin{aligned}
& \mu V p-p \\
& n V / \sqrt{H z}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DYNAMIC RESPONSE \\
Gain Bandwidth \\
Full Power BW \\
Slew Rate \\
Setting Time. 0 1\% \\
001\% \\
001\%
\end{tabular} & \[
\begin{gathered}
-3 \mathrm{~dB} \\
\mathrm{~V}_{\mathrm{O}}=20 \mathrm{~V} \text { p-p } \\
\mathrm{V}_{\mathrm{O}}=10 \mathrm{~V} \text { step } \\
\mathrm{V}_{\mathrm{O}}=10 \mathrm{~V} \text { step } \\
\mathrm{V}_{\mathrm{CM}}=10 \mathrm{~V} \text { step, } \mathrm{V}_{\text {DIFF }}=0 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
30 \\
2
\end{gathered}
\] & \[
\begin{gathered}
5 \\
50 \\
3 \\
5 \\
10 \\
5 \\
\hline
\end{gathered}
\] & & * & \(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\) & & * &  & , & \begin{tabular}{l}
MHz \\
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{s}\)
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Rated \\
Voltage Range \\
Quiescent Current
\end{tabular} & Derated performance
\[
V_{\text {OUt }}=0 \mathrm{~V}
\] & \(\pm 5\) & \[
\begin{aligned}
& \pm 15 \\
& \pm 1.5
\end{aligned}
\] & \[
\begin{gathered}
\pm 18 \\
\pm 2
\end{gathered}
\] & * &  & * & * & \begin{tabular}{l}
* \\
*
\end{tabular} & * & \[
\begin{gathered}
V \\
V \\
m A
\end{gathered}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operation \\
Storage
\end{tabular} & & \[
\begin{aligned}
& -25 \\
& -55 \\
& -65
\end{aligned}
\] & & \[
\begin{gathered}
+85 \\
+125 \\
+150
\end{gathered}
\] & * & & * & \[
\begin{gathered}
0 \\
-25 \\
-40
\end{gathered}
\] & & \[
\begin{aligned}
& +70 \\
& +85 \\
& +85
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
* Specification same as for INA106AM

NOTES (1) Connected as difference amplifier (see Figure 4). (2) Nonlinearity is the maximum peak deviation from the best-fit straight line as a percent of full-scale peak-to-peak output (3) With zero source impedance (see Maintaining CMR section). (4) Includes effects of amplifier's input bias and offset currents. (5) Includes effects of amplifier's input current noise and thermal noise contribution of resistor network.

MECHANICAL
\begin{tabular}{|c|c|c|c|c|c|}
\hline TO-99 Package & NOT withi seatı Pin \(n\) only pack &  & \begin{tabular}{l}
in tru 25 m \\
shown are
\end{tabular} & \begin{tabular}{l}
positı \\
) R at \\
for ref mar
\end{tabular} & \begin{tabular}{l}
MMC at \\
ence \\
en
\end{tabular} \\
\hline & & & & MILLII & TERS \\
\hline & DIM & MIN & MAX & MIN & MAX \\
\hline Seating & A & 335 & 370 & 8.51 & 940 \\
\hline Seating & B & 305 & 335 & 775 & 851 \\
\hline Plane \(\rightarrow\) D & C & 165 & 185 & 4.19 & 4.70 \\
\hline & D & 016 & 021 & 041 & 053 \\
\hline & E & 010 & 040 & 025 & 102 \\
\hline & F & 010 & 040 & 025 & 1.02 \\
\hline & G & \multicolumn{2}{|l|}{200 BASIC} & \multicolumn{2}{|l|}{508 BASIC} \\
\hline + & H & 028 & 034 & 071 & 086 \\
\hline - + - \({ }^{\text {- }}\) & \(J\) & 029 & 045 & 074 & 114 \\
\hline - \(+\cdots\) - \({ }^{\text {a }}\) & K & 500 & - & 12.7 & - \\
\hline M - & L & 110 & 160 & 279 & 406 \\
\hline & M & \multicolumn{2}{|l|}{\(45^{\circ}\) BASIC} & \multicolumn{2}{|l|}{\(45^{\circ}\) BASIC} \\
\hline & N & 095 & 105 & 241 & 267 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{18}{*}{\begin{tabular}{l}
"P" Package-Plastic DIP \\
-Pin 1 \\
\(-L \rightarrow\)
\end{tabular}} & \multicolumn{5}{|l|}{NOTE. Leads in true position within \(001^{\prime \prime}(025 \mathrm{~mm})\) R at MMC at seating plane. Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2)} \\
\hline & & & & MILLI & ETERS \\
\hline & DIM & MIN & MAX & MIN & MAX \\
\hline & A & 355 & 400 & 902 & 1016 \\
\hline & \(\mathrm{A}_{1}\) & 340 & . 385 & 864 & 978 \\
\hline & B & 230 & 290 & 584 & 737 \\
\hline & \(\mathrm{B}_{1}\) & 200 & . 250 & 508 & 635 \\
\hline & C & 120 & 200 & 305 & 508 \\
\hline & D & 015 & 023 & 038 & 058 \\
\hline & F & 030 & 070 & 076 & 178 \\
\hline & G & 100 & ASIC & 254 & ASIC \\
\hline & H & 025 & 050 & 064 & 127 \\
\hline & \(J\) & 008 & 015 & 020 & 038 \\
\hline & K & 070 & 150 & 178 & 381 \\
\hline & L & 300 & ASIC & 763 & ASIC \\
\hline & M & \(0^{\circ}\) & \(15^{\circ}\) & \(0^{\circ}\) & \(15^{\circ}\) \\
\hline & N & 010 & 030 & 0.25 & 076 \\
\hline & P & 025 & 050 & 064 & 127 \\
\hline
\end{tabular}

PIN DESIGNATIONS


ORDERING INFORMATION
\begin{tabular}{|lll|}
\hline & & \\
Basic Model Number & \\
Performance Grade & \\
A, B: \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
K: \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Package Code & \\
M: TO-99 metal can & \\
P: 8-pin mini plastic DIP & \\
\hline
\end{tabular}

PIN DESIGNATIONS


\section*{ABSOLUTE MAXIMUM RATINGS}


\section*{TYPICAL PERFORMANCE CURVES}
\(T_{A}=25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}\) unless otherwise noted


SMALL SIGNAL RESPONSE


SMALL SIGNAL RESPONSE
( \(\mathrm{R}_{\text {LOAD }}=\infty \Omega, \mathrm{C}_{\text {LOAD }}=1000 \mathrm{pF}\) )



\(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}\) unless otherwise noted.


\section*{DISCUSSION OF PERFORMANCE}

\section*{BASIC POWER SUPPLY AND SIGNAL CONNECTIONS}

Figure 1 shows the proper connections for power supply and signal. Supplies should be decoupled with \(1 \mu \mathrm{~F}\) tantalum capacitors as close to the amplifier as possible. To avoid gain and CMR errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance.


FIGURE 1. Basic Power Supply and Signal Connections.


\section*{OFFSET ADJUSTMENT}

Figure 2 shows the offset adjustment circuit for the INA106. This circuit will allow \(\pm 3 \mathrm{mV}\) of adjustment and will not affect the gain accuracy or CMR.


FIGURE 2. Offset Adjustment.

\section*{MAINTAINING COMMON-MODE REJECTION}

Two factors are important in maintaining high CMR: (1) resistor matching and tracking (the internal INA106 circuitry does this for the user) and (2) source impedance including its imbalance.

Referring to Figure 1, the CMR depends upon the match of the internal \(R_{4} / R_{3}\) ratio to the \(R_{1} / R_{2}\) ratio. A CMR of 106 dB requires resistor matching of \(0.005 \%\). To maintain 100 dB , minimum CMR to \(+85^{\circ} \mathrm{C}\), the resistor TCR tracking must be better than \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). These accuracies are difficult and expensive to reliably achieve with discrete components.
Any source impedance adds directly to the input resistors, \(\mathrm{R}_{1}\) and \(\mathrm{R}_{3}\), and will degrade DC and AC CMR. Likewise any wiring resistance adds directly to any of the precision difference resistors. A resistance of \(0.5 \Omega\) ( \(0.005 \%\) of \(10 \mathrm{k} \Omega\) ) will degrade the 106 dB CMR of the INA106; \(5 \Omega\) will degrade the CMR to 86 dB .
When input filters are used preceding an instrumentation amplifier, care should also be taken to match RCs on the two input lines. For example, mismatched input filters for high frequencies will reduce the CMR at lower frequencies, e.g, 60 Hz . Differential filters will not degrade AC CMR.

\section*{RESISTOR NOISE IN THE INA106}

Figure 3 shows the model for calculating resistor noise in the INA106. Resistors have Johnson noise resulting from thermal agitation. The expression for this noise is:
\[
\mathrm{E}_{\mathrm{RMS}}=\sqrt{4 K T R B}
\]

Where: \(\mathrm{K}=\) Boltzman's constant \(\left(\mathrm{J} /{ }^{\circ} \mathrm{K}\right)\)
\(\mathrm{T}=\) Absolute temperature ( \({ }^{\circ} \mathrm{K}\) )
\(\mathrm{R}=\) Resistance \((\Omega)\)
\(B=\) Bandwidth (Hz)


FIGURE 3. Resistor Noise Model.

At room temperature, this noise becomes:
\[
\mathrm{E}_{\mathrm{N}}=1.3^{-10} \sqrt{\mathrm{R}}
\]
(V/ \(\sqrt{\mathrm{Hz}})\)
The three noise sources in Figure 2 are:
\[
\begin{aligned}
& \mathrm{E}_{\mathrm{N} 1}=1.3^{-10}\left(\mathrm{R}_{2} / \mathrm{R}_{1}\right) \sqrt{\mathrm{R}_{1}} \\
& \mathrm{E}_{\mathrm{N} 2}=1.3^{-10} \sqrt{\mathrm{R}_{2}} \\
& \mathrm{E}_{\mathrm{N} 3}=1.3^{-10}\left(1+\mathrm{R}_{2} / \mathrm{R}_{1}\right) \sqrt{\mathbf{R}_{3} \| \mathrm{R}_{4}}
\end{aligned}
\]

Adding as the root of the sums squared,
\[
\mathrm{E}_{\mathrm{NO}}=193 \mathrm{nV} \sqrt{\mathrm{~Hz}}
\]

RTI, with \(\mathrm{A}=10\),
\[
\mathrm{E}_{\mathrm{NI}}=19.3 \mathrm{nV} / \sqrt{\mathrm{Hz}}
\]

For example,
\(\mathrm{E}_{\mathrm{NO}}\) within a
\[
\begin{aligned}
600 \mathrm{kHz} \mathrm{BW}= & 0.15 \mathrm{mV} \mathrm{RMS} \\
= & 0.9 \mathrm{mVp}-\mathrm{p} \text { with a crest factor of } 6 \\
& \text { (statistically includes } 99.7 \% \text { of all } \\
& \text { noise peak occurrences) }
\end{aligned}
\]

This is the noise due to the resistors alone. It is included in the noise specification of the INA106.

\section*{APPLICATIONS CIRCUITS}

The INA106 is ideally suited for a wide range of circuit functions. The following figures show many applications circuits.


FIGURE 4A. Precision Difference Amplifier.


FIGURE 4B. Difference Amplifier With Gain And CMR Adjust.


For the ultimate performance high gain instrumentation amplifier, the INA106 can be combined with state-of-the-art op amps For low source impedance applications, an input stage using OPA37s will give the best low noise, offset, and temperature drift At source impedances above about \(10 \mathrm{k} \Omega\), the bias current noise of the OPA37 reacting with the input impedance begins to domınate the noise For these applications, using an OPA111 or a dual OPA2111 FET input op amp will provide lower noise For an electrometer grade IA, use the OPA128 (See table below)

Using the INA106 for the difference ampifier also extends the input common-mode range of the instrumentation amplifier to \(\pm 10 \mathrm{~V} A\) conventional IA with a unity-gain difference amplifier has an input common-mode range limited to \(\pm 5 \mathrm{~V}\) for an output swing of \(\pm 10 \mathrm{~V}\) This is because a unity-gain difference amp needs \(\pm 5 \mathrm{~V}\) at the input for 10 V at the output, allowing only 5 V additional for common mode
\begin{tabular}{|l|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{\(\mathbf{A}_{1}, \mathbf{A}_{\mathbf{2}}\)} & \begin{tabular}{c}
\(\mathbf{R}_{\mathbf{1}}\) \\
\((\Omega)\)
\end{tabular} & \begin{tabular}{c}
\(\mathbf{R}_{\mathbf{2}}\) \\
\((\mathbf{k} \Omega)\)
\end{tabular} & \begin{tabular}{c} 
Gain \\
\((\mathbf{V} / \mathbf{V})\)
\end{tabular} & \begin{tabular}{c} 
CMRR \\
\((\mathbf{d B})\)
\end{tabular} & \(\mathbf{I}_{\mathbf{b}}(\mathbf{p A})\) & \begin{tabular}{c} 
Noise at 1kHz \\
\((\mathbf{n V} / \sqrt{\mathbf{H z}})\)
\end{tabular} \\
\hline OPA37A & 505 & 25 & 1000 & 128 & 40000 & 4 \\
OPA111B & 202 & 10 & 1000 & 110 & 1 & 10 \\
OPA128LM & 202 & 10 & 1000 & 118 & 0075 & 38 \\
\hline
\end{tabular}

FIGURE 5. Precision Instrumentation Amplifier.


FIGURE 6. Precision Inverting Amplifier with Gain of -10 .


FIGURE 7. Precision Noninverting Amplifier with Gain of 10 .


FIGURE 8. Precision Noninverting Amplifier with Gain of 11 .


FIGURE 9. Precision Summing Amplifier with Weighted Inputs.


FIGURE 10. Voltage Follower with Input Protection.


FIGURE 11. Differential-Input, Low-Impedance, Microphone Preamplifier ( 20 dB gain).


Gain \(=1 / 10\)
Also Gaın \(=-1 / 10\) by grounding \(R_{4}\) and drıving \(R_{2}\) Gain \(=1 / 10\) differential driving both \(R_{2}\) and \(R_{4}\)
The \(100 \Omega\). \(10 \Omega, 022 \mu \mathrm{~F}\) network on the output assures stability by insertıng a 70 kHz zero and 700 kHz pole to decrease the loop gaın by 10 at 700 kHz With the output taken at the junction of the \(100 \Omega\) and \(10 \Omega\) resistors, gain accuracy is maintained, and noise gain at the output remains at unity For a 10 V output swing, the load should be limited to \(10 \mathrm{k} \Omega\) since the \(100 \Omega\) resistor acts as a voltage divider with the load Also the large signal bandwidth will be limited by the ability of the amplifier to slew into the \(022 \mu \mathrm{~F}\) capacitor Assuming 10 mA output current and a 20 Vp -p output signal, the full power bandwidth will be 10 kHz Since the circuit is a \(10 / 1\) attenuator, this would assume a \(200 \mathrm{Vp}-\mathrm{p}\) input signal With a \(20 \mathrm{Vp}-\mathrm{p}\) input signal, the bandwidth would be 10 kHz

FIGURE 12. Precision Attenuator.


FIGURE 13. \(\pm 100 \mathrm{~V}\) Common-Mode Range Difference Amplifier.


The addition of an op amp to circuit of Figure 13 can eliminate the need for CMR and gain adjustments CMR will be 20dB lower than that of the INA106, which is specified in a gain of 10 Gain accuracy is set strictly by the \(R_{5}, R_{6}\) ratio and the initial gain accuracy of the INA106 ( \(A=1+R_{6} / R_{5} \pm 01 \%\) ) CMR can be adjusted by adding a \(10 \Omega\) resistor in series with \(R_{1}(p ı n 2)\) and a \(20 \Omega\) pot in series with \(R_{3}(p ı n 2)\) Gain and CMR adjustments do not interact

FIGURE 14. \(\pm 100 \mathrm{~V}\) Common-Mode Range Difference Amplifier Requiring No Adjustments.

\section*{Fast-Settling FET-Input Very High Accuracy INSTRUMENTATION AMPLIFIER}

\section*{FEATURES}
- LOW BIAS CURRENT: 50pA, max
- FAST SETTLING: \(4 \mu\) s to 0.01\%
- HIGH CMR: \(106 \mathrm{~dB}, \mathrm{~min} ; 90 \mathrm{~dB}\) at 10 kHz
- CONVENIENT INTERNAL GAINS: 1,10,100, 200,500
- VERY-LOW GAIN DRIFT: 10 to 50ppm/ºC
- LOW OFFSET DRIFT: \(2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\)
- LOW COST
- PINOUT COMPATIBLE WITH AD524 AND AD624, allowing upgrading of many existing applications

\section*{APPLICATIONS}
- Fast scanning rate multiplexed input data acquisition system amplifier
- Fast differential pulse amplifier
- High speed, low drift gain block
- Amplification of low level signals from high impedance sources and sensors
- Instrumentation amplifier with input low pass filtering using large series resistors
- Instrumentation amplifier with overvoltage input protection using large series resistors
- Amplification of signals from strain gauges, thermocouples, and RTDs


\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

At \(+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{INA110AG} & \multicolumn{3}{|c|}{INA110BG/SG} & \multicolumn{3}{|c|}{INA110KP/KU} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{12}{|l|}{GAIN} \\
\hline \begin{tabular}{l}
Range of Gaın \\
Gain Equatıon \({ }^{(1)}\) \\
Gaın Error, DC \(\quad\) G \(=1\)
\[
G=10
\]
\[
G=100
\]
\[
G=200
\]
\[
\mathrm{G}=500
\] \\
Gaın Temp Coefficient \(G=1\)
\[
G=10
\]
\[
G=100
\]
\[
G=200
\]
\[
\mathrm{G}=500
\] \\
Nonlinearity, DC
\[
\begin{aligned}
& \mathrm{G}=1 \\
& \mathrm{G}=10 \\
& \mathrm{G}=100 \\
& \mathrm{G}=200 \\
& \mathrm{G}=500
\end{aligned}
\]
\end{tabular} & & 1 & \[
\begin{gathered}
0002 \\
001 \\
002 \\
004 \\
0.1 \\
\pm 3 \\
\pm 4 \\
\pm 6 \\
\pm 10 \\
\pm 25 \\
\pm 0001 \\
\pm 0.002 \\
\pm 0004 \\
\pm 0006 \\
\pm 001
\end{gathered}
\] & \[
\begin{gathered}
800 \\
004 \\
01 \\
02 \\
04 \\
10 \\
\pm 20 \\
\pm 20 \\
\pm 40 \\
\pm 60 \\
\pm 100 \\
\pm 001 \\
\pm 001 \\
\pm 002 \\
\pm 002 \\
\pm 004
\end{gathered}
\] & \[
\mathrm{G}=
\] & \[
\begin{gathered}
{\left[40 K /\left(R_{G}\right.\right.} \\
* \\
0005 \\
001 \\
002 \\
005 \\
* \\
\pm 2 \\
\pm 3 \\
\pm 5 \\
\pm 10 \\
\pm 00005 \\
\pm 0001 \\
\pm 0002 \\
\pm 0003 \\
\pm 0005
\end{gathered}
\] & \begin{tabular}{l}
\(50 \Omega\) )] \\
002 \\
005 \\
01 \\
02 \\
05 \\
\(\pm 10\) \\
\(\pm 10\) \\
\(\pm 20\) \\
\(\pm 30\) \\
\(\pm 50\) \\
\(\pm 0005\) \\
\(\pm 0005\) \\
\(\pm 001\) \\
\(\pm 001\) \\
\(\pm 002\)
\end{tabular} & * &  &  & \begin{tabular}{l}
V/V
V/V
\(\%\)
\(\%\)
\(\%\)
\(\%\)
\(\%\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
ppm \(/{ }^{\circ} \mathrm{C}\) \\
ppm \(/{ }^{\circ} \mathrm{C}\) \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\% of FS \\
\% of FS \\
\(\%\) of FS \\
\% of FS \\
\% of FS
\end{tabular} \\
\hline \multicolumn{12}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
Voltage, \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) \\
Current \\
Short-Circuit Current Capacitive Load
\end{tabular} & \begin{tabular}{l}
Over temp Over temp \\
Stability
\end{tabular} & \[
\begin{gathered}
\pm 10 \\
\pm 5
\end{gathered}
\] & \[
\begin{gathered}
\pm 127 \\
\pm 25 \\
\pm 25 \\
5000
\end{gathered}
\] & & * & * & & * & * & & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\mathrm{~mA} \\
\mathrm{pF}
\end{gathered}
\] \\
\hline \multicolumn{12}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
OFFSET VOLTAGE \({ }^{(2)}\) Initial Offset G, P \\
U \\
vs Temperature \\
vs Supply
\end{tabular} & \[
\begin{aligned}
\mathrm{V}_{\mathrm{cc}} & = \pm 6 \mathrm{~V} \text { to } \\
& \pm 18 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& \pm(100+ \\
& 1000 / \mathrm{G}) \\
& \\
& \pm(2+ \\
& 20 / \mathrm{G}) \\
& \pm(4+ \\
& 60 / \mathrm{G})
\end{aligned}
\] & \[
\begin{gathered}
\pm(500+ \\
5000 / \mathrm{G}) \\
\\
\pm(5+ \\
100 / \mathrm{G}) \\
\pm(30+ \\
300 / \mathrm{G})
\end{gathered}
\] & & \[
\begin{aligned}
& \pm(50+ \\
& 600 / \mathrm{G}) \\
& \\
& \pm(1+ \\
& 10 / \mathrm{G}) \\
& \pm(2+ \\
& 30 / \mathrm{G})
\end{aligned}
\] & \[
\begin{aligned}
& \pm(250+ \\
& 3000 / \mathrm{G}) \\
& \\
& \pm(2+ \\
& 50 / \mathrm{G}) \\
& \pm(10+ \\
& 180 / \mathrm{G})
\end{aligned}
\] & & \begin{tabular}{l}
\[
\pm(200+
\] \\
2000/G)
\end{tabular} & \[
\pm(1000+
\]
5000/G) & \[
\begin{gathered}
\mu \mathrm{V} \\
\mu \mathrm{~V} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mu \mathrm{~V} / \mathrm{V}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
BIAS CURRENT \\
Initial Bias Current Initial Offset Current Impedance Differential Common-Mode
\end{tabular} & Each input & & \[
\begin{gathered}
20 \\
2 \\
5 \times 10^{12} \| 6 \\
2 \times 10^{12} \| 1
\end{gathered}
\] & \[
\begin{gathered}
100 \\
50
\end{gathered}
\] & & 10
1
\(*\)
\(*\) & \[
\begin{aligned}
& 50 \\
& 25
\end{aligned}
\] & & * \({ }^{*}\) & * & \[
\begin{gathered}
\mathrm{pA} \\
\mathrm{pA} \\
\Omega \| \mathrm{pF} \\
\Omega \| \mathrm{pF}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
VOLTAGE RANGE \\
Range, Linear Response CMR with \(1 \mathrm{k} \Omega\) Source Imbalance
\[
\begin{aligned}
& \mathrm{G}=1 \\
& \mathrm{G}=10 \\
& \mathrm{G}=100 \\
& \mathrm{G}=200 \\
& \mathrm{G}=500
\end{aligned}
\]
\end{tabular} & \[
\begin{gathered}
\mathrm{V}_{\text {IN }} \text { DIff }=0 V^{(3)} \\
\text { DC } \\
\text { DC } \\
\text { DC } \\
\text { DC } \\
\text { DC }
\end{gathered}
\] & \[
\begin{gathered}
\pm 10 \\
\\
70 \\
87 \\
100 \\
100 \\
100 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 12 \\
\\
90 \\
104 \\
110 \\
110 \\
110
\end{gathered}
\] & & \[
\begin{gathered}
80 \\
96 \\
106 \\
106 \\
106
\end{gathered}
\] & \[
\begin{aligned}
& 100 \\
& 112 \\
& 116 \\
& 116 \\
& 116
\end{aligned}
\] & &  & * & & \begin{tabular}{l}
V \\
dB \\
dB \\
dB \\
dB \\
dB
\end{tabular} \\
\hline \begin{tabular}{l}
NOISE, Input \({ }^{(4)}\) \\
Voltage, \(\mathrm{f}_{\mathrm{o}}=10 \mathrm{kHz}\) \(\mathrm{f}_{\mathrm{B}}=01 \mathrm{~Hz}\) to 10 Hz \\
Current, \(\mathrm{f}_{0}=10 \mathrm{kHz}\) NOISE, Output \({ }^{(4)}\) Voltage, \(\mathrm{f}_{0}=10 \mathrm{kHz}\) \(\mathrm{f}_{\mathrm{B}}=01 \mathrm{~Hz}\) to 10 Hz
\end{tabular} & & & \[
\begin{gathered}
10 \\
1 \\
18 \\
\\
65 \\
8
\end{gathered}
\] & & &  & ' & &  & & \begin{tabular}{l}
\(n \mathrm{~V} / \sqrt{\mathrm{Hz}}\) \\
\(\mu \mathrm{V}\) p-p \\
\(\mathrm{fA} \sqrt{\mathrm{Hz}}\) \\
\(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \(\mu \vee p-p\)
\end{tabular} \\
\hline \multicolumn{12}{|l|}{DYNAMIC RESPONSE} \\
\hline \begin{tabular}{l}
Small Sıgnal
\[
\begin{aligned}
& \mathrm{G}=1 \\
& \mathrm{G}=10 \\
& \mathrm{G}=100 \\
& \mathrm{G}=200 \\
& \mathrm{G}=500
\end{aligned}
\] \\
Full Power \\
Slew Rate \\
Settling Time
\[
\begin{aligned}
01 \%, G & =1 \\
G & =10 \\
G & =100 \\
G & =200 \\
G & =500
\end{aligned}
\]
\end{tabular} & \[
\begin{gathered}
V_{\text {OUT }}= \pm 10 \mathrm{~V} \\
R_{\mathrm{L}}=2 \mathrm{k} \Omega \\
\mathrm{G}=1 \text { to } 100 \\
\mathrm{~V}_{\mathrm{O}}=20 \mathrm{~V} \text { step }
\end{gathered}
\] & \[
\begin{gathered}
190 \\
12
\end{gathered}
\] & \[
\begin{gathered}
25 \\
25 \\
470 \\
240 \\
100 \\
270 \\
17 \\
\\
4 \\
2 \\
3 \\
5 \\
11 \\
\hline
\end{gathered}
\] & & * &  & & &  & & MHz
MHz
kHz
kHz
kHz
kHz
\(\mathrm{V} / \mu \mathrm{s}\)
\(\mu \mathrm{s}\)
\(\mu \mathrm{s}\)
\(\mu \mathrm{s}\)
\(\mu \mathrm{s}\)
\(\mu \mathrm{s}\) \\
\hline
\end{tabular}

Same as INA110AG

ELECTRICAL (CONT)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{INA110AG} & \multicolumn{3}{|c|}{INA110BG/SG} & \multicolumn{3}{|c|}{INA110KP/KU} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
Settling Time
\[
\begin{aligned}
001 \%, \mathrm{G} & =1 \\
\mathrm{G} & =10 \\
\mathrm{G} & =100 \\
\mathrm{G} & =200 \\
\mathrm{G} & =500
\end{aligned}
\] \\
Overioad Recovery \({ }^{(5)}\)
\end{tabular} & \begin{tabular}{l}
\[
V_{0}=20 \mathrm{~V} \text { step }
\] \\
50\% overdrive
\end{tabular} & & \[
\begin{gathered}
5 \\
3 \\
4 \\
4 \\
7 \\
16 \\
1
\end{gathered}
\] & \[
\begin{gathered}
12.5 \\
75 \\
75 \\
125 \\
25
\end{gathered}
\] & & * \({ }^{*}\) & * \({ }_{*}^{*}\) & &  & &  \\
\hline \multicolumn{12}{|l|}{POWER SUPPLY} \\
\hline Rated Voltage Voltage Range Quiescent Current & \(\mathrm{V}_{0}=0 \mathrm{~V}\) & \(\pm 6\) & \[
\begin{array}{r} 
\pm 15 \\
\pm 3.0 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \pm 18 \\
& \pm 45
\end{aligned}
\] & * &  & * & * & * & * & \[
\begin{gathered}
V \\
V \\
\mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{12}{|l|}{TEMPERATURE RANGE} \\
\hline \begin{tabular}{ll} 
Specification & A, B, K \\
& \(S\) \\
Operation & \\
Storage & \\
\(\theta_{\text {JA }}\) &
\end{tabular} & & \[
\begin{aligned}
& -25 \\
& -55 \\
& -65
\end{aligned}
\] & 100 & \[
\begin{array}{r}
+85 \\
+125 \\
+150
\end{array}
\] & \(*\)
-55
\(*\)
\(*\) & * & \(*\)
+125
\(*\)
\(*\) & 0
-25
-40 & * & \[
\begin{aligned}
& +70 \\
& +85 \\
& +85
\end{aligned}
\] & \[
\begin{gathered}
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} / \mathrm{W}
\end{gathered}
\] \\
\hline
\end{tabular}
* Same as INA110AG

NOTES (1) Gaıns other than \(1,10,100,200\), and 500 can be set by addıng an external resistor, \(R_{G}\), between pin 3 and pıns 11,12 , and 16 Gain accuracy is a functıon of \(R_{G}\) and the internal resistors which have a \(\pm 20 \%\) tolerance with \(20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) drift \(\quad\) (2) Adjustabie to zero (3) For differential input voltage other than zero, see Typical Performance Curves (4) \(V_{\text {NOISE RTI }}=\sqrt{V_{N \text { input }}^{2}+\left(V_{N \text { output }} / G a i n\right)^{2}}\) (5) Time required for output to return from saturation to linear operation following the removal of an input overdrive voltage

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Supply . ... . . .. .. .. . .... .. ..... ...... .. \(\pm 18 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{Input voltage Range . ... . ........ .......... .. \(\pm \mathrm{V}_{\mathrm{cc}}\)} \\
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{Storage Temperature Range: G \(\ldots \ldots \ldots \ldots .6{ }^{\text {a }} 65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{P, U \(\ldots . . . . .-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Lead Temperature (soldering 10s): G, P......... . \(+300^{\circ} \mathrm{C}\) (soldering 3s): U.. . ... .. .. \(+260^{\circ} \mathrm{C}\)}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Output Short-Circuit Duration. .... Continuous to Common} \\
\hline
\end{tabular}

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for both the plastic- and ceramic-packaged INA110. Burn-in duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).

Plastic "-BI" models: \(+85^{\circ} \mathrm{C}\)
Ceramic "-BI" models: \(+125^{\circ} \mathrm{C}\)
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{MECHANICAL}

PIN CONFIGURATION
\begin{tabular}{|c|c|c|c|}
\hline -In & 1 & 16 & \(\times 200\) \\
\hline + In & 2 & 15 & Output Offset Adjust \\
\hline RG & 3 & 14 & Output Offset Adjust \\
\hline Input Offset Adjust & 4 & 13 & \(\times 10\) \\
\hline Input Offset Adjust & 5 & 12 & \(\times 100\) \\
\hline Reference & 6 & 11 & \(\times 500\) \\
\hline \(-\mathrm{V}_{\mathrm{cc}}\) & 7 & 10 & Output Sense \\
\hline \(+\mathrm{V}_{\mathrm{cc}}\) & 8 & 9 & Output \\
\hline
\end{tabular}

ORDERING INFORMATION
\begin{tabular}{|c|c|c|}
\hline Model & Package & Temperature Range \\
\hline INA110AG & Ceramic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline INA110BG & Ceramic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline INA110SG & Ceramic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline INA110KP & Plastıc DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline INA110KU & Plastıc SO & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline \multicolumn{3}{|l|}{BURN-IN SCREENING OPTION See text for details} \\
\hline Model & Package & Burn-In Temp.
\[
(160 h)^{(1)}
\] \\
\hline INA110AG-BI & Ceramic DIP & \(+125^{\circ} \mathrm{C}\) \\
\hline INA110BG-BI & Ceramic DIP & \(+125^{\circ} \mathrm{C}\) \\
\hline INA110SG-BI & Ceramic DIP & \(+125^{\circ} \mathrm{C}\) \\
\hline INA110KP-BI & Plastic DIP & \(+85^{\circ} \mathrm{C}\) \\
\hline INA110KU-BI & Plastic SO & \(+85^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE Or equivalent combination. See text


\section*{Small Outline Surface Mount}


NOTE Leads in true position within \(0010^{\prime \prime}\) ( 25 mm ) R at MMC at seating plane
\begin{tabular}{|c|c|r|r|r|}
\hline \multirow{2}{*}{ DIM } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX \\
\hline A & 400 & 416 & 1016 & 1057 \\
\hline A \(_{1}\) & 388 & 412 & 986 & 1046 \\
\hline B & 286 & 302 & 726 & 767 \\
\hline B \(_{1}\) & 268 & 286 & 681 & 726 \\
\hline C & 093 & 109 & 236 & 277 \\
\hline D & 015 & 020 & \multicolumn{2}{|c|}{038} \\
\hline G & \multicolumn{2}{|c|}{050 BASIC } & \multicolumn{2}{|c|}{127} \\
\hline B BASIC \\
\hline J & \multicolumn{2}{|c|}{022} & 038 & \multicolumn{2}{|c|}{056} & 0.97 \\
\hline L & 008 & 012 & \multicolumn{2}{|c|}{020} \\
\hline M & \multicolumn{2}{|c|}{391} & 421 & 0.30 \\
\hline N & \multicolumn{2}{|c|}{000} & \multicolumn{2}{|c|}{993} \\
\hline
\end{tabular}
(1) Performance grade identifier box for small outlıne surface mount Blank indicates K grade Part is marked INA110U

Plastic DIP
NOTE: Leads in true position within \(010^{\prime \prime}(.25 \mathrm{~mm}) \mathrm{R}\) at MMC at seating plane

PINS: Pin material and plating composition conform to method 2003 (solderability) of MIL-STD883 (except paragraph 3.2).
CASE: Plastic
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{DIM} & \multicolumn{2}{|l|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} \\
\hline & MIN & MAX & MIN & MAX \\
\hline A & 740 & 800 & 18.80 & 20.32 \\
\hline \(\mathrm{A}_{1}\) & 725 & 785 & 1842 & 19.94 \\
\hline B & 230 & 290 & 585 & 738 \\
\hline \(\mathrm{B}_{1}\) & 200 & 250 & 5.09 & . 6.36 \\
\hline C & 120 & 200 & 3.05 & 5.09 \\
\hline D & . 015 & . 023 & 0.38 & 0.59 \\
\hline F & . 030 & 070 & 0.76 & 178 \\
\hline G & \multicolumn{2}{|l|}{100 BASIC} & \multicolumn{2}{|l|}{254 BASIC} \\
\hline H & 002 & 005 & 0.51 & 1.27 \\
\hline \(J\) & . 008 & 015 & 020 & 038 \\
\hline K. & 070 & 150 & 178 & 382 \\
\hline L & \multicolumn{2}{|l|}{300 BASIC} & \multicolumn{2}{|l|}{763 BASIC} \\
\hline M & \(0^{\circ}\) & \(15^{\circ}\) & \(0^{\circ}\) & \(15^{\circ}\) \\
\hline N & 010 & 030 & 025 & 076 \\
\hline P & 025 & 050 & 0.64 & 1.27 \\
\hline
\end{tabular}

\section*{TYPICAL PERFORMANCE CURVES}
\(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{VDC}\) unless otherwise noted



OUTPUT SWING VS LOAD RESISTANCE


\section*{TYPICAL PERFORMANCE CURVES (CONT)}
\(T_{A}=25^{\circ} \mathrm{C}, \pm \mathrm{V}_{c \mathrm{C}}=15 \mathrm{VDC}\) unless otherwise noted

\section*{ \\ }


LARGE SIGNAL TRANSIENT RESPONSE ( \(\mathrm{G}=100\) )



POWER SUPPLY REJECTION
VS FREQUENCY


SETTLING TIME VS GAIN


COMMUN-MODE VOLTAGE VS



SMALL SIGNAL TRANSIENT RESPONSE
\[
(G=100)
\]




\section*{DISCUSSION OF PERFORMANCE}

A simplified diagram of the INA110 is shown on the first page. The design consists of the classical three operational amplifier configuration with precision FET buffers on the input. The result is an instrumentation amplifier with premium performance not normally found in integrated circuits.
The input section ( \(A_{1}\) and \(A_{2}\) ) incorporates high performance, low bias current, and low drift amplifier circuitry. The amplifiers are connected in the noninverting configuration to provide high input impedance ( \(10^{12} \Omega\) ). Laser-trimming is used to achieve low offset voltage. Input cascoding assures low bias current and high CMR. Thin-film resistors on the integrated circuit provide excellent gain accuracy and temperature stability.
The output section \(\left(A_{3}\right)\) is connected in a unity-gain difference amplifier configuration. Precision matching of the four \(10 \mathrm{k} \Omega\) resistors, especially over temperature and time, assures high common-mode rejection.

\section*{BASIC POWER SUPPLY AND SIGNAL CONNECTIONS}

Figure 1 shows the proper connections for power supply and signal. Supplies should be decoupled with \(1 \mu \mathrm{~F}\) tantalum capacitors as close to the amplifier as possible. To avoid gain and CMR errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance. Resistance in series with the reference (pin 6) will degrade CMR. Also to maintain stability, avoid capacitance from the output to the gain set, offset adjust, and input pins. The layout shown in Figure 2 is suggested for best performance.


FIGURE I. Basic Circuit Connection.


FIGURE 2. Suggested PC Board Layout for INAllo.

\section*{OFFSET ADJUSTMENT}

Figure 3 shows the offset adjustment circuit for the INAllo. Both the offset of the input stage and output stage can be adjusted separately. Notice that the offset referred to the INAllo's input (RTI) is the offset of the input stage plus the offset of the output stage divided by the gain of the input stage. This allows specification of offset independent of gain.


FIGURE 3. Offset Adjustment Circuit.

For systems using computer autozeroirg techniques, neither offset nor offset drift are of concern. In many other applications the factory-trimmed offset gives excellent results. When greater accuracy is desired, one adjustment is usually sufficient. In high gains ( \(>100\) ) adjust only the input offset, and in low gains the output
offset. For higher precision in all gains, both can be adjusted by first selecting high gain and adjusting input offset and then low gain and adjusting output offset. The offset adjustment will, however, add to the drift by approximately \(0.33 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) per \(100 \mu \mathrm{~V}\) of input offset voltage that is adjusted. Therefore, care should be taken when considering use of adjustment.

Output offsetting can be accomplished as shown in Figure 4 by applying a voltage to the reference (pin 6) through a buffer. This limits the resistance in series with pin 6 to minimize CMR error. Be certain to keep this resistance low. Note that the offset error can be adjusted at this reference point with no appreciable degradation in offset drift.


FIGURE 4. Output Offsetting.

\section*{GAIN SELECTION}

Gain selection is accomplished by strapping the appropriate pins together on the INAll0. Table I shows possible gains from the internal resistors. Keep the connections as short as possible to maintain accuracy.
TABLE I. Internal Gain Connections.
\begin{tabular}{|c|c|c|c|c|}
\hline Gain & \begin{tabular}{c} 
Connect pin 3 \\
to pin
\end{tabular} & \begin{tabular}{c} 
Gain \\
Accuracy (\%)
\end{tabular} & \begin{tabular}{c} 
Gain \\
Drift (ppm/ \(\left.{ }^{\circ} \mathbf{C}\right)\)
\end{tabular} \\
\hline \multicolumn{2}{|c|}{ The following gains have guaranteed accuracy } & \\
1 & none & 002 & 10 \\
10 & 13 & 005 & 10 \\
100 & 12 & 01 & 20 \\
200 & 16 & 02 & 30 \\
500 & 11 & 05 & 50 \\
\hline The following gains have typical accuracy as shown \\
300 & \(12 \& 16\) & 025 & 10 \\
600 & \(11 \& 12\) & 025 & 40 \\
700 & \(11 \& 16\) & 20 & 40 \\
800 & \(11,12, \& 16\) & 20 & 80 \\
\hline
\end{tabular}

Gains other than \(1,10,100,200\), and 500 can be set by adding an external resistor, \(\mathrm{R}_{\mathrm{G}}\), between pin 3 and pins 12,16 , and 11. Gain accuracy is a function of \(R_{6}\), and the internal resistors which have a \(\pm 20 \%\) tolerance with \(20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) drift. The equation for choosing \(\mathrm{R}_{\mathrm{G}}\), is shown below.
\[
\mathrm{R}_{\mathrm{G}}=\frac{40 \mathrm{k}}{\mathrm{G}-1}-50 \Omega
\]

Gain can also be changed in the output stage by adding resistance to the feedback loop shown in Figure 5. This is useful for increasing the total gain or reducing the input stage gain to prevent saturation of input amplifiers.
The output gain can be changed as shown in Table II. Matching of \(R_{1}\) and \(R_{3}\) is required to maintain high CMR. \(R_{2}\) sets the gain with no effect on CMR.

TABLE II. Output Stage Gain Control.
\begin{tabular}{|c|c|c|}
\hline Output Stage Gain & \(\mathbf{R}_{1}\) and \(\mathbf{R}_{3}\) & \(\mathbf{R}_{\mathbf{2}}\) \\
\hline 2 & \(12 \mathrm{k} \Omega\) & \(274 \mathrm{k} \Omega\) \\
5 & \(1 \mathrm{k} \Omega\) & \(511 \Omega\) \\
10 & \(15 \mathrm{k} \Omega\) & \(340 \Omega\) \\
\hline
\end{tabular}

\section*{COMMON-MODE INPUT RANGE}

It is important not to exceed the input amplifiers' dynamic range (see Typical Performance Curves). The differential input signal and its associated commonmode voltage should not cause the output of \(A_{1}\) and \(A_{2}\) (input amplifiers) to exceed approximately \(\pm 10 \mathrm{~V}\) with \(\pm 15 \mathrm{~V}\) supplies or nonlinear operation will result. Such large common-mode voltages, when the INAll0 is in high gain, can cause saturation of the input stage even though the differential input is very small. This can be avoided by reducing the input stage gain and increasing the output stage gain with an H pad attenuator (see Figure 5).


FIGURE 5. Gain Adjustment of Output Stage Using H Pad Attenuator.

\section*{OUTPUT SENSE}

An output sense has been provided to allow greater accuracy in connecting the load. By attaching this feedback point to the load at the load site, IR drops due to load currents are eliminated since they are inside the feedback loop. Proper connection is shown in Figure 1. When more current is to be supplied, a power booster can be placed within the feedback loop as shown in Figure 6. Buffer errors are minimized by the loop gain of the output amplifier.


FIGURE 6. Current Boosting the Output.

\section*{LOW BIAS CURRENT OF FET INPUT ELIMINATES DC ERRORS}

Because the INA110 has FET inputs, bias currents drawn through input source resistors have a negligible effect on DC accuracy. The picoamp levels produce no more than microvolts through megohm sources. Thus, input filtering and input series protection are readily achievable.
A return path for the input bias currents must always be provided to prevent charging of stray capacitance. Otherwise the output can wander and saturate. A \(1 \mathrm{M} \Omega\) to \(10 \mathrm{M} \Omega\) resistor from the input to common will return floating sources such as transformers, thermocouples, and AC-coupled inputs (see Applications section).

\section*{DYNAMIC PERFORMANCE}

The INA110 is a fast-settling FET input instrumentation amplifier. Therefore, careful attention to minimize stray capacitance is necessary to achieve specified performance. High source resistance will interact with input capacitance to reduce the overall bandwidth. Also, to maintain stability, avoid capacitance from the output to the gain set, offset adjust, and input pins (see Figure 2 for PC board layout).
Applications with balanced-source impedance will provide the best performance. In some applications, mismatched source impedances may be required. If the impedance in the negative input exceeds that in the
positive input, stray capacitance from the output will create a net negative feedback and improve the circuit stability. If the impedance in the positive input is greater, the feedback due to stray capacitance will be positive and instability may result. The degree of positive feedback depends upon source impedance imbalance, operating gain, and board layout. The addition of a small bypass capacitor of 5 pF to 50 pF directly between the inputs of the IA will generally eliminate any positive feedback. CMR errors due to the input impedance mismatch will also be reduced by the capacitor.

The INA110 is designed for fast settling with easy gain selection. It has especially excellent settling in high gain. It can also be used in fast-settling unity-gain applications. As with all such amplifiers, the INA110 does exhibit significant gain peaking when set to a gain of 1 . It is, however, unconditionally stable. The gain peaking can be cancelled by band-limiting the negative input to 400 kHz with a simple external RC circuit for applications requiring flat response. CMR is not affected by the addition of the 400 kHz RC in a gain of 1 .

Another distinct advantage of the INAllo is the high frequency CMR response. High frequency noise and sharp common-mode transients will be rejected. To preserve AC CMR, be sure to minimize stray capacitance on the input lines. Matching the RCs in the two inputs will help to maintain high AC CMR.

\section*{APPLICATIONS}

In addition to general purpose uses, the INA110 is designed to accurately handle two important and demanding applications: (1) inputs with high source impedances such as capacitance/crystal/photodetector sensors and low-pass filters and series-input protection devices, and (2) rapid-scanning data acquisition systems requiring fast settling time. Because the user has access to the output sense, current sources can also be constructed using a minimum of external components. Figures 7 through 24 show application circuits.


FIGURE 7. Transformer-Coupled Amplifier.


FIGURE 8. Floating Source Instrumentation Amplifier.


FIGURE 10. Bridge Amplifier with 1 Hz Low-Pass Input Filter.


FIGURE 11. AC-Coupled Differential Amplifier for Frequencies Greater Than 0.016 Hz .


FIGURE 12. Programmable-Gain Instrumentation Amplifier (Precision Noninverting or Inverting Buffer with Gain).


FIGURE 13. Ratiometric Light Amplifier (Absorbance Measurement).


FIGURE 14. Rapid-Scanning-Rate Data Acquisition Channel with \(5 \mu \mathrm{~s}\) Settling to \(0.01 \%\).


FIGURE 15. Fast-Settling Low-Noise Instrumentation Amplifier with Gain of 1000.


FIGURE 16. Precision Gain-of-10 Amplifier with 60 Hz Input Notch Filter.


FIGURE 17. Input-Protected Instrumentation Amplifier with Minimal Degradation of DC Accuracy.


FIGURE 18. Unity-Gain Differential Amplifier with Common-Mode Voltage Range of 1000 V .


FIGURE 19. Load Cell Weighing Scale Instrumentation Amplifier.


FIGURE 20. Differential Input Power Amplifier.


FIGURE 21. Differential Input FET Buffered Current Source.


FIGURE 22. Thermocouple Amplifier with Cold Junction Compensation and Input Low-Pass Filtering \((<1 H z)\).


FIGURE 23. Differential Input/Differential Output Amplifier.


FIGURE 24. Digitally-Controlled Fast-Settling Programmable-Gain Instrumentation Amplifier.

\title{
Precision High Common-Mode Voltage Unity-Gain DIFFERENTIAL AMPLIFIER
}

\section*{FEATURES}
- HIGH COMMON-MODE RANGE: \(\pm 2 O O V D C\) OR ACpk, continuous
- UNITY GAIN: 0.02\% GAIN ERROR, max
- EXCELLENT NONLINEARITY: 0.001\% max
- HIGH CMR: 86dB, min
- 8-PIN TO-99 OR PLASTIC DIP
- LOW COST

\section*{DESCRIPTION}

The INA117 is a precision unity-gain differential amplifier offering an extremely high common-mode input voltage range. As a monolithic circuit, it offers high reliability at low cost. The INA117 consists of a premium operational amplifier with an integrated precision resistor network. In instances where an isolation amplifier is used for its inherent high common-mode capabilities and not for galvanic isolation, the INA117 may be substituted at substantially lower cost. No costly isolation power supply is needed.

The INA117 is completely self-contained and offers the user a highly versatile function. No adjustments to gain, offset or CMR are needed. This provides three important advantages: lower initial design engineering time, lower manufacturing assembly time and cost, and easy, cost-effective field repair of a precision circuit.

\section*{APPLICATIONS}
- AC OR DC POWER LINE MONITORING
- TEST EQUIPMENT
- INDUSTRIAL PROCESS CONTROL
- GROUND BREAKER
- INDUSTRIAL DATA ACQUISITION SYSTEMS-INPUT buFFER WITH OVER-VOLTAGE PROTECTION


\section*{SPECIFICATIONS}

ELECTRICAL
At \(+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{~V}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{INA117AM} & \multicolumn{3}{|c|}{INA117BM} & \multicolumn{3}{|c|}{INA117P} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
GAIN \\
Initial \({ }^{(1)}\) \\
Error vs Temperature Nonlinearity \({ }^{(2)}\)
\end{tabular} & & & \[
\begin{gathered}
1 \\
001 \\
2 \\
00002
\end{gathered}
\] & \[
\begin{gathered}
005 \\
10 \\
0001
\end{gathered}
\] & & * \({ }_{*}\) & 002
\(*\)
\(*\) & & * &  & \[
\begin{gathered}
\mathrm{V} / \mathrm{V} \\
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\%
\end{gathered}
\] \\
\hline \begin{tabular}{l}
OUTPUT \\
Rated Voltage Rated Current Impedance Current Limit \\
Capacitive Load
\end{tabular} & \begin{tabular}{l}
\[
\begin{gathered}
\mathrm{I}_{0}=+20 \mathrm{~mA},-5 \mathrm{~mA} \\
\mathrm{E}_{0}=10 \mathrm{~V}
\end{gathered}
\] \\
To common \\
Stable operation
\end{tabular} & \[
\begin{gathered}
100 \\
+20,-5
\end{gathered}
\] & \[
\begin{gathered}
12 \\
\\
001 \\
+49 \\
-13 \\
1000
\end{gathered}
\] & & * &  & , & * &  & & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\Omega \\
\mathrm{~mA} \\
\mathrm{pF}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT \\
Impedance \\
Voltage Range \\
Common-mode Rejection \({ }^{(3)}\) vs Temperature DC AC, 60 Hz
\end{tabular} & \begin{tabular}{l}
Differential \\
Common-mode Differential Common-mode, contınuous
\[
T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }}
\]
\end{tabular} & \[
\begin{gathered}
\pm 10 \\
\pm 200 \\
70 \\
66 \\
66
\end{gathered}
\] & \[
\begin{aligned}
& 800 \\
& 400 \\
& 80 \\
& 75 \\
& 80 \\
& \hline
\end{aligned}
\] & & \(*\)
86
80
\(*\) & \[
\begin{aligned}
& 94 \\
& 90 \\
& 94
\end{aligned}
\] & &  &  & & \(k \Omega\)
\(k \Omega\)
\(V\)
\(V D C, A C p k\)
\(d B\)
\(d B\)
\(d B\) \\
\hline \begin{tabular}{l}
OFFSET VOLTAGE \\
Initial \\
vs Temperature \\
vs Supply \\
vs Time
\end{tabular} & \[
\begin{gathered}
\mathrm{RTO}^{(4)} \\
\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } T_{\text {MAX }} \\
\pm \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \text { to } 18 \mathrm{~V}
\end{gathered}
\] & 74 & \[
\begin{gathered}
120 \\
85 \\
90 \\
200
\end{gathered}
\] & \[
\begin{gathered}
1000 \\
40
\end{gathered}
\] & 80 & * & \[
\begin{gathered}
1000 \\
20
\end{gathered}
\] & * & * & * & \[
\begin{gathered}
\mu \mathrm{V} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mathrm{~dB} \\
\mu \mathrm{~V} / \mathrm{mo}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
OUTPUT NOISE VOLTAGE \\
\(\mathrm{F}_{\mathrm{B}}=001 \mathrm{~Hz}\) to 10 Hz
\[
\mathrm{F}_{\mathrm{O}}=10 \mathrm{kHz}
\]
\end{tabular} & RTO \({ }^{(5)}\) & & \[
\begin{gathered}
25 \\
550
\end{gathered}
\] & & & * & & & * & & \[
\begin{gathered}
\mu \mathrm{Vp}-\mathrm{p} \\
\mathrm{nV} / \wedge \mathrm{Hz}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DYNAMIC RESPONSE \\
Gain Bandwidth Full Power Bandwidth Slew Rate Settling Time 0 1\% \(001 \%\) \(001 \%\)
\end{tabular} & \[
\begin{gathered}
-3 \mathrm{~dB} \\
\mathrm{~V}_{\mathrm{O}}=20 \mathrm{Vp-p} \\
\mathrm{~V}_{0}=10 \mathrm{~V} \text { step } \\
\mathrm{V}_{\mathrm{o}}=10 \mathrm{~V} \text { step } \\
\mathrm{V}_{\mathrm{CM}}=10 \mathrm{~V} \text { step, } \mathrm{V}_{\text {DIFF }}=0 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
30 \\
2
\end{gathered}
\] & \[
\begin{aligned}
& 200 \\
& 26 \\
& 65 \\
& 10 \\
& 45
\end{aligned}
\] & & * & * & & * &  & & \begin{tabular}{l}
kHz \\
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{S}\)
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Rated \\
Voltage Range Quiescent Current
\end{tabular} & Derated performance
\[
V_{\text {OUT }}=0 \mathrm{~V}
\] & \(\pm 5\) & \[
\begin{aligned}
& \pm 15 \\
& 15
\end{aligned}
\] & \[
\begin{gathered}
\pm 18 \\
20
\end{gathered}
\] & * & * & * & * & * & * & \[
\begin{gathered}
V \\
V \\
m A
\end{gathered}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operatıon \\
Storage
\end{tabular} & & \[
\begin{aligned}
& -25 \\
& -55 \\
& -65
\end{aligned}
\] & & \[
\begin{aligned}
& +85 \\
& +125 \\
& +150
\end{aligned}
\] & * & & * & \[
\begin{gathered}
0 \\
-25 \\
-40
\end{gathered}
\] & & \[
\begin{aligned}
& +70 \\
& +85 \\
& +85
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
*Specification same as for INA117AM
NOTES (1) Connected as difference amplifier (2) Nonlinearity is the maximum peak deviation from the best-fit straight line as a percent of full-scale peak-topeak output (3) With zero source impedance (see Offset and CMR section) (4) Includes effects of amplifier's input bias and offset currents (5) includes effects of amplifier's input current noise and thermal noise contribution of resistor network

ORDERING INFORMATION
\begin{tabular}{|c|c|c|}
\hline Model & Package & Temperature Range \\
\hline \[
\begin{array}{l|l}
\text { INA117AM } & \mathrm{M} \\
\text { INA117BM } & \mathrm{M} \\
\text { INA117KP } & \mathrm{F} \\
\hline
\end{array}
\] & \[
\left.\begin{array}{|c}
\text { Metal TO-99 } \\
\text { Metal TO-99 } \\
\text { Plastic DIP }
\end{array} \right\rvert\,
\] & \[
\begin{gathered}
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \multicolumn{3}{|l|}{BURN-IN SCREENING OPTION See text for detalls} \\
\hline Model & Package & Burn-In Temp.
\[
(160 h)^{(1)}
\] \\
\hline INA117AM-BI & Metal TO-99 & \(9+125^{\circ} \mathrm{C}\) \\
\hline INA117BM-BI & Metal TO-99 & \(9+125^{\circ} \mathrm{C}\) \\
\hline INA117KP-BI & 1 Plastic DIP & \(+85^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

MECHANICAL


PIN DESIGNATIONS


ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Supply \(\qquad\) \(\pm 22 \mathrm{~V}\) \\
Input Voltage Range (Common \& Differential)
\end{tabular}}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Contınuous . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 200 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{Momentary, 10s} \\
\hline \multirow[t]{2}{*}{Operating Temperature Range} & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Storage Temperature Range \(M\)} & \(-65^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline Lead Temperature (soldering 10s) & \(\ldots . .200^{\circ} \mathrm{C}\) \\
\hline Output Short Circuit to Common & Contınuous \\
\hline
\end{tabular}

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for both the plastic- and ceramic-packaged INA117. Burn-in duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).

Plastic "-BI" models: \(+85^{\circ} \mathrm{C}\)
Ceramic "-BI" models: \(+125^{\circ} \mathrm{C}\)
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{TYPICAL PERFORMANCE CURVES}
\(T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{Cc}}=15 \mathrm{~V}\) unless otherwise noted


COMMON-MODE REJECTION VS FREQUENCY


\section*{DISCUSSION OF SPECIFICATIONS}

Refer to Figure 1. Resistor networks at the amplifier input divide the input voltages down to levels suitable for the operational amplifier's common-mode and differential signal capabilities. Feedback around the operational amplifier then restores overall circuit gain to unity for differential signals, while preserving high common-mode rejection.

\section*{BASIC POWER SUPPLY AND SIGNAL CONNECTIONS}

Figure 1 also shows the proper connections for power supply and signal. Supplies should be decoupled with \(1 \mu \mathrm{~F}\) tantalum capacitors as close to the amplifier as possible. To avoid gain and CMR errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance.

\section*{OFFSET AND COMMON-MODE REJECTION}

Two factors are important in maintaining high CMR: resistor matching and tracking (already trimmed in the INA117 for the user) and source impedance.
CMR depends on the accurate matching of several resistor ratios. High accuracies needed to maintain the specified CMR and CMR temperature coefficient are difficult and expensive to reliably achieve with discrete components.


VS FREQUENCY


FIGURE 1. Basic Power Supply and Signal Connections.

Any external resistance imbalance adds directly to these resistor ratios. These imbalances can occur either directly in series with \(\mathbf{R}_{1}\) or \(\mathbf{R}_{3}\) or in series with \(\mathbf{R}_{4}\) or \(\mathbf{R}_{5}\). For example, \(4 \Omega\) added in series with pin 1 or \(76 \Omega\) in series with pin 2 will degrade CMR from 86 dB to 72 dB .
When input filters are used preceding an instrumentation amplifier, care should also be taken to match RCs on the two input lines. For example, mismatched input filters for high frequencies will reduce the CMR at lower frequencies, e.g., 60 Hz . Differential filters will not degrade AC CMR.
Figures \(2 \mathrm{a}, \mathrm{b}\), and c show circuitry to allow trim of both CMR and DC offset. Use of these circuits will affect gain accuracy slightly.


FIGURE 2. CMR and Vos Adjustment.

\section*{RESISTOR NOISE IN THE INA117}

Figure 3 shows the model for calculating resistor noise in the INA117. Resistors have Johnson noise resulting from thermal agitation. The expression for this noise is:
\[
\mathrm{E}_{\mathrm{rms}}=\sqrt{2 \pi \mathrm{KTRB}}
\]

Where: \(\mathbf{K}=\) Boltzman's constant \(\left(\mathbf{J} /{ }^{\circ} \mathrm{K}\right)\)
\(\mathrm{T}=\) Absolute temperature ( \({ }^{\circ} \mathrm{K}\) )
\(\mathrm{R}=\) Resistance \((\Omega)\)
\(B=\) Bandwidth (Hz)
At room temperature, this noise becomes:
\[
\mathrm{E}_{\mathrm{N}}=1.3 \times 10^{-10} \sqrt{\mathrm{R}} \quad(\mathrm{~V} / \sqrt{\mathrm{Hz}})
\]

The two noise sources in Figure 3 are:
\[
\begin{array}{ll}
\mathrm{E}_{\mathrm{N} 1}=1.3 \times 10^{-10} \sqrt{\mathrm{R}_{5}} & (\mathrm{~V} / \sqrt{\mathrm{Hz}}) \\
\mathrm{E}_{\mathrm{N} 2}=1.3 \times 10^{-10} \sqrt{\mathrm{R}_{4}} & (\mathrm{~V} / \sqrt{\mathrm{Hz}})
\end{array}
\]

Referred to output,
\[
\begin{aligned}
& \mathrm{E}_{\mathrm{NO} 1}=\mathrm{E}_{\mathrm{N} 1}\left(\mathbf{R}_{2} / \mathbf{R}_{5}\right) \\
& \mathrm{E}_{\mathrm{NO} 2}=\mathrm{E}_{\mathrm{N} 2}\left[\left(\mathbf{R}_{2} / \mathbf{R}_{1} \| \mathbf{R}_{5}\right)+1\right]
\end{aligned}
\]

Adding as the root of the sums squared:
\[
\mathrm{E}_{\mathrm{NO}}=\sqrt{\mathrm{E}_{\mathrm{NO} 1}{ }^{2}+\mathrm{E}_{\mathrm{NO} 2}{ }^{2}} \quad(\mathrm{~V} / \sqrt{\mathrm{Hz}})
\]
\(\mathrm{E}_{\mathrm{NO}}\) at a 200 kHz bandwidth
\[
\begin{aligned}
& =0.27 \mathrm{mVrms} \\
& =1.6 \mathrm{mVp}-\mathrm{p} \text { with a crest factor of } 6
\end{aligned}
\]
\[
\text { (statistically includes } 99.7 \% \text { of all noise peak }
\] occurrences)


\section*{APPLICATIONS CIRCUITS}

The INA117 is ideally suited for a wide range of circuit functions. The following figures show many applications circuits.

\section*{BATTERY CELL MONITOR}

Batteries are often charged in series. The INA117 is ideal for directly monitoring the condition of each cell. Operating range is up to \(\pm 200 \mathrm{~V}\), and differential fault conditions in this range will not damage the amplifier. Since the INA117 requires no isolated front-end power, cost per cell is very low.


FIGURE 4. Battery Cell Monitor.

\section*{BRIDGE AMPLIFIER LOAD CURRENT MONITOR}

Bridge amplifiers are popular because they double the voltage swing possible across the load with any given power supply. In this circuit \(A_{1}\) and \(A_{2}\) form a bridge amplifier driving a load. \(\mathrm{A}_{1}\) is connected as a follower and \(\mathrm{A}_{2}\) as an inverter.
At low frequencies, a sense resistor could be inserted in series with the load and an instrumentation amplifier used to directly monitor the load current. Under high frequency or transient conditions, CMR errors limit the accuracy of this approach. An alternate approach is to measure the power amplifier supply currents. To understand how it works, notice that since essentially no current flows in the amplifier inputs, \(\mathrm{I}_{\text {LoAD }}=\mathrm{I}_{1}-\mathbf{I}_{2}\).
\(\mathrm{A}_{3}\) and \(\mathrm{A}_{4}\) are INA117s used to monitor \(\mathrm{A}_{1}\) supply
currents \(I_{1}\) and \(I_{2}\) across sense resistors \(R_{1}\) and \(R_{2}\). Since the INA117 has a \(\pm 200 \mathrm{~V}\) CMV range, the inputs (pins 2 and 3) can be tied to \(\pm \mathrm{V}_{\mathrm{cc}}\) as long as the differential input is less than 10 V .
\[
\begin{array}{ll}
\text { If } & \mathrm{R}_{1}=\mathrm{R}_{2}=\mathrm{R} \\
\text { then } & \mathrm{e}_{1}=\mathrm{I}_{1} \times \mathrm{R} \\
& \mathrm{e}_{2}=-\mathrm{I}_{2} \times \mathrm{R} \\
\text { and } & \mathrm{e}_{1}+\mathrm{e}_{2}=\mathrm{I}_{\text {LOAD }} \times \mathrm{R}
\end{array}
\]
\(A_{5}\) is an INA105 difference amplifier connected as a noninverting summing amplifier with a gain of 5 . The accurate matching of the two \(25 \mathrm{k} \Omega\) input resistors makes a very accurate summing amplifier.
\[
\begin{aligned}
& \mathrm{e}_{0}=5\left(\mathrm{e}_{1}+\mathrm{e}_{2}\right)=5\left(\mathrm{I}_{\text {LOAD }} \times \mathrm{R}\right) \\
& \text { since }=0.2 \Omega \\
& \mathrm{e}_{\mathrm{o}}=\mathrm{I}_{\text {LOAD }}(1 \mathrm{~V} / \mathrm{A})
\end{aligned}
\]


FIGURE 5. Bridge Amplifier Load Current Monitor.


FIGURE 6. 4-20mA Current Receiver.


FIGURE 7. Power Supply Current Monitor.


FIGURE 8. Three-Phase Current Monitor.


FIGURE 9. Inverting Amplifier, Gain \(=18\).


FIGURE 10. Inverting Amplifier, Gain \(=19\).

\section*{LEAKAGE CURRENT TEST MONITOR}

When the return path is not independently available, leakage current must be measured in series with the input. When the \(400 \mathrm{k} \Omega\) input impedance of the INAll7 is too low, a buffer amplifier may be added to the front end. In this example, an OPA128 electrometer-grade operational amplifier is used. The \(1 \mathrm{k} \Omega\) and \(9 \mathrm{k} \Omega\) feedback resistors set a noninverting gain of 10 . Bias current of the amplifier is less than 75 fA . The diodes and \(100 \mathrm{k} \Omega\) resistor protect the amplifier from 200 V short circuit fault conditions.
Since common-mode rejection is the ratio of commonmode gain to differential gain, CMR is boosted. The 20 dB gain of the OPA128 added to the 86 dB CMR of the INAll7 results in a total CMR of 106 dB minimum.


FIGURE 11. Leakage Current Monitor.

\section*{MAINTAINING GAIN ACCURACY AND CMR IN Isense APPLICATIONS}

Figure 12 shows the INAll 17 used as a transimpedance device, i.e.,
\[
V_{o l, ~} I_{1}=1 \mathrm{gm}
\]

Fo calculate a value for \(\mathrm{R}_{\checkmark}\) and \(\mathrm{R}_{\text {(o) } 1 \mathrm{p}}\) :
\[
R_{\checkmark}=R_{\text {coup }}=\frac{(1 \mathrm{gm}) 380 \mathrm{k}}{380 \mathrm{k}-(1 \mathrm{gm})}
\]

Example:
For IV out per 4 mA of \(\mathrm{I}_{1}\)
1. \(\mathrm{gm}=\mathrm{IV} 4 \mathrm{~mA}=250\)
\(\mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\text {Сомр }}=250(380 \mathrm{k}) / 380 \mathrm{k}-250=250.165\)
For \(R_{S} \leq 380 \Omega\), Maximum Error \(=0.02 \%\).


FIGURF 12. Using the INAII7 as a Transimpedance Device.


\section*{Digitally-Controlled Programmable Gain/Multiplexed Input OPERATIONAL AMPLIFIER}

\section*{FEATURES}
- HIGH GAIN ACCURACY, \(\pm 0.02 \%\), max (B grade)
- LOW NONLINEARITY, \(\pm 0.005 \%\), max (B grade)
- FAST SETTLING, \(5 \mu\) sec to \(0.01 \%\)
- LOW CHANNEL-TO-CHANNEL CROSSTALK, \(\pm 0.003 \%\)
- INPUT PROTECTION, \(\pm 20 V\), max above \(\pm\) VCC
- 8 ANALOG INPUT CHANNELS WITH HIGH ZIN, \(1011_{\Omega}\)
- 8 BINARY GAINS 1, 2, 4, 8, 16, 32, 64, 128 (V/V)
- FULLY MICROPROCESSOR-COMPATIBLE

\section*{DESCRIPTION}

The PGA100 is a precision, digitally-programmablegain multiplexed-input a mplifier. The user can select any one of eight analog input channels simultaneously with any one of eight noninverting binarily weighted gain steps from 1 to 128 (V/V). The digital gain and channel select are latchable for microprocessor interface. Also, the fast \(5 \mu \mathrm{sec}\) settling time is ideal for rapid channel scanning indata acquisition systems.
Precision laser-trimming of both offset voltage and

\section*{APPLICATIONS \\ - DATA ACQUISITION SYSTEM AMPLIFIER \\ - SOFTWARE ERROR CORRECTION \\ - AUTO-ZEROING CAPABILITY \\ - DIGITALLY-CONTROLLED AUTORANGING SYSTEM \\ - TEST EQUIPMENT \\ - REMOTE INSTRUMENTATION SYSTEM \\ - SYSTEM DYNAMIC RANGE AND RESOLUTION IMPROVEMENT}
gain accuracy, with good temperature tracking of feedback resistor ratios, permits direct use without adjustments. However, hardware or software correction of errors is readily achievable.
In addition, gain scaling to gains other than 1 to \(128 \mathrm{~V} / \mathrm{V}\) can easily be accomplished.
Microcircuit construction and the use of lasertrimmed thin-film feedback resistors achieve high accuracy, small size, and low cost not obtaıned with discrete designs.


International Airport Industrial Park - P.0. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: B8RCORP - Telex: 66-6491

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

Specifıcatıons at \(T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{VCC}=15 \mathrm{VDC}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{VDC}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PGA100AG} & \multicolumn{3}{|c|}{PGA100BG} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{9}{|l|}{GAIN, G} \\
\hline ```
Inaccuracy(1)
    vs Temperature(2)
    vs Time
Nonlınearity(3)
    vs Temperature(2)
    vs Time
Warm-up Time
``` & \[
\begin{aligned}
& G=1 \text { to } 128,1_{0}=1 \mathrm{~mA} \\
& -25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C} \\
& G=1 \text { to } 128,1_{0}=1 \mathrm{~mA} \\
& -25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}
\end{aligned}
\] & 1 & \[
\begin{gathered}
\pm 0.01 \\
\pm 5 \\
\pm 0001 \\
\pm 0004 \\
\pm 2 \\
\pm 0.001
\end{gathered}
\] & \[
\begin{gathered}
\pm 0.05 \\
\pm 10 \\
\pm 001 \\
\pm 5
\end{gathered}
\] & * & \[
\begin{gathered}
\pm 0005 \\
* \\
\pm \\
\pm 0002 \\
* \\
*
\end{gathered}
\] & \[
\begin{gathered}
\pm 002 \\
* \\
\pm 0005
\end{gathered}
\] & \(\%\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\% / 1000 \mathrm{hrs}\)
\(\%\) of FS
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\% / 1000 \mathrm{hrs}\).
min \\
\hline \multicolumn{9}{|l|}{RATED OUTPUT} \\
\hline \begin{tabular}{l}
Voltage \\
Current \\
Output Resistance \\
Short Circuit Current \\
Capacıtive Load Range
\end{tabular} & \begin{tabular}{l}
\[
\begin{gathered}
\mathrm{I}_{0}= \pm 2 \mathrm{~mA} \\
V_{0}= \pm 10 \mathrm{~V} \\
G \leq 128
\end{gathered}
\] \\
Phase Margin \(\geq 25^{\circ}\)
\end{tabular} & \[
\begin{gathered}
\pm 10 \\
\pm 2
\end{gathered}
\] & \[
\begin{gathered}
0.05 \\
\pm 15 \\
1000 \\
\hline
\end{gathered}
\] & & * & * & & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\Omega \\
\mathrm{~mA} \\
\mathrm{pF}
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{INPUT OFFSET VOLTAGE} \\
\hline Initial vs Temperature vs Supply Voltage vs Time & \[
\begin{gathered}
\mathrm{T}_{A}=+25^{\circ} \mathrm{C} \\
-25^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq+85^{\circ} \mathrm{C} \\
\pm 8 \mathrm{VDC} \leq\left|V_{C C}\right| \leq \pm 18 \mathrm{VDC}
\end{gathered}
\] & & \[
\begin{gathered}
\pm 01 \\
\pm 6 \\
\pm 10 \\
\pm 15
\end{gathered}
\] & \[
\begin{gathered}
\pm 1 \\
\pm 80
\end{gathered}
\] & & \(\pm 0\)
\(*\)
\(*\)
\(*\) & \[
\pm 0.5
\] & \[
\begin{gathered}
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mu \mathrm{~V} / \mathrm{V} \\
\mu \mathrm{~V} / \mathrm{mo} .
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{INPUT BIAS CURRENT} \\
\hline \begin{tabular}{l}
Initial \\
"OFF" Channel \\
"ON" Channel \\
vs Temperature
\end{tabular} & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & \[
\begin{gathered}
\pm 10 \\
\pm 0.1 \\
\text { Note } 4
\end{gathered}
\] & & & ** & \(\pm 1\) & \[
\begin{aligned}
& \mathrm{pA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline \multicolumn{9}{|l|}{INPUT DIFFERENCE CURRENT, BETWEEN CHANNELS} \\
\hline \begin{tabular}{l}
Inıtial \\
"OFF" Channel "ON" Channel vs Temperature
\end{tabular} & \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & & \[
\begin{gathered}
\pm 20 \\
\pm 0.2 \\
\text { Note } 4
\end{gathered}
\] & & & * & \(\pm 2\) & \[
\begin{aligned}
& \mathrm{pA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline \multicolumn{9}{|l|}{ANALOG INPUT CHARACTERISTICS} \\
\hline Absolute Max Voltage Input Voltage Range Input Impedance "OFF" Channel "ON" Channel & No damage
Linear operation & \(\pm 10\) & \[
\begin{gathered}
\\
1012||\mid \\
1011|\mid \\
1 \mid \\
\hline
\end{gathered}
\] & \[
\mathrm{Vccl}+2 \mathrm{C}
\] & * & * & * & \(V\)
\(V\)
\(\Omega \| p F\)
\(\Omega \| p F\) \\
\hline \multicolumn{9}{|l|}{INPUT NOISE} \\
\hline \begin{tabular}{l}
Voltage Noise Density \\
Voltage Noise \\
Current Noise Density \\
Current Noise
\end{tabular} & \[
\begin{aligned}
& f_{0}=1 \mathrm{~Hz} \\
& f_{0}=10 \mathrm{~Hz} \\
& f_{0}=100 \mathrm{~Hz} \\
& f_{0}=1 \mathrm{kHz} \\
& f_{0}=10 \mathrm{kHz} \\
& f_{0}=100 \mathrm{kHz} \\
& f_{B}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\
& f_{0}=0.1 \mathrm{~Hz} \text { thru } 8 \mathrm{kHz} \\
& f_{B}=01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}
\end{aligned}
\] & & 200
60
25
18
18
18
2.6
6
115 & & & * & & \[
\begin{aligned}
& n V / \sqrt{H z} \\
& n V / \sqrt{H z} \\
& n V / \sqrt{H z} \\
& n V / \sqrt{H z} \\
& n V / \sqrt{H z} \\
& n V / \sqrt{H z} \\
& \mu V, p-p \\
& f A / \sqrt{H z} \\
& f A, p-p
\end{aligned}
\] \\
\hline \multicolumn{9}{|l|}{DYNAMIC RESPONSE} \\
\hline \begin{tabular}{l}
Gain Bandwidth Product \\
Full Power Bandwidth \\
Slew Rate \\
Settling Time(5).
\[
\begin{aligned}
& \epsilon=1 \% \\
& \epsilon=01 \% \\
& \epsilon=0.01 \%
\end{aligned}
\] \\
Rise Time \\
Phase Margın \\
Overload Recovery (6) \\
Crosstalk, RTI(5)(7)
\end{tabular} & \begin{tabular}{l}
\[
\begin{gathered}
\mathrm{G}=1, \mathrm{~V}_{\mathrm{O}}=20 \mathrm{~V}, \mathrm{p}-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \\
\mathrm{G}=1, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \\
\mathrm{G}=1, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega
\end{gathered}
\] \\
\(10 \%\) to \(90 \%\), small sıgnal
\[
\mathrm{G}=1, R_{\mathrm{L}}=5 \mathrm{k} \Omega
\] \\
\(G=1,50 \%\) overdrive \\
\(20 \mathrm{~V}, \mathrm{p}-\mathrm{p}, 1 \mathrm{kHz}\) sıne, \(\mathrm{Rs}=1 \mathrm{k} \Omega\) on all OFF channels
\end{tabular} & & \begin{tabular}{c}
\hline 5 \\
220 \\
14 \\
25 \\
3 \\
5 \\
70 \\
60 \\
2 \\
\(\pm 0.003\)
\end{tabular} & & 80
5 &  & & MHz
kHz
\(\mathrm{V} / \mu \mathrm{sec}\)
\(\mu \mathrm{sec}\)
\(\mu \mathrm{sec}\)
\(\mu \mathrm{sec}\)
nsec
Degrees
\(\mu \mathrm{sec}\)
\(\%\) \\
\hline \multicolumn{9}{|l|}{DIGITAL INPUT(8)} \\
\hline Input "Low" Threshold, VIL Input "High" Threshold, \(\mathrm{V}_{\mathrm{IH}}\) \(f_{\text {max }}\), Maximum Clock Frequency twl, Clock Pulse Width (Low) \(\mathrm{t}_{\mathrm{s}_{1}}\), Setup Time (Data to CP) \(t_{h_{1}}\), Hold Time (Data to CP) \(t_{s_{2}}\), Setup Time ( \(\overline{C E}\) to \(C P\) ) \(\mathrm{t}_{\mathrm{t}_{\mathbf{2}}}\), Hold Time ( \(\overline{\mathrm{CE}}\) to CP) & \begin{tabular}{l}
Figure 1 \\
Figure 1 \\
Figure 1 \\
Figure 1 \\
Figure 1
\end{tabular} & \[
\begin{gathered}
20 \\
30 \\
20 \\
20 \\
5 \\
25 \\
5
\end{gathered}
\] & , & 08 & ** & , & * & V
V
MHz
nsec
nsec
nsec
nsec
nsec \\
\hline
\end{tabular}

\section*{ELECTRICAL (CONT)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PGA100AG} & \multicolumn{3}{|c|}{PGA100BG} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{9}{|l|}{ANALOG SUPPLY} \\
\hline Rated Voltage & & & \(\pm 15\) & & & & & VDC \\
\hline Voltage Range & Derated performance & \(\pm 8\) & & \(\pm 18\) & - & & + & V \\
\hline Positive Quiescent Current & & & +20 & +27 & & -15 & +20 & mA \\
\hline Negative Quiescent Current & & & -10 & -16 & & -7.5 & -12 & mA \\
\hline \multicolumn{9}{|l|}{DIGITAL SUPPLY} \\
\hline Rated Voltage & & & +5 & & & & & VDC \\
\hline Voltage Range & & +475 & & +525 & - & & - & V \\
\hline Quiescent Current & \(V_{D D}=+525 \mathrm{~V}\) & & 15 & 27 & & - & . & mA \\
\hline \multicolumn{9}{|l|}{TEMPERATURE RANGE} \\
\hline Specification & & -25 & & +85 & - & & & \({ }^{\circ} \mathrm{C}\) \\
\hline Operating & Derated performance & -55 & & +125 & - & & - & \({ }^{\circ} \mathrm{C}\) \\
\hline Storage & & -55 & & +125 & - & & - & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
-Specifications same as PGA100AG
NOTES
1 Inaccuracy is the percent error between the actual and ideal gain selected It may be externally adjusted to zero
2 Parameter is untested and is not guaranteed This specification is established to a \(90 \%\) confidence level
3 Nonlinearity is the maximum peak deviation from a "best straight line" (curve fitting on input-output graph) expressed as a percent of the full scale peak-to-peak output Gain constant, Vout ranges from-10V to +10 V
4 Doubles approximately every \(10^{\circ} \mathrm{C}\)
5 See Typical Performance Curves
6 Time required for the output to return from saturation to linear operation following the removal of an input overdrive signal
7 Crosstalk is the amount of signal feedthrough from all OFF channels that appears at the output of the input multiplexer It is expressed as a percent of the sıgnal applied to all OFF channels
8 All digital inputs are one 74LSTTL load

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|lr|}
\hline Analog Supply & \(\pm 18 \mathrm{~V}\) \\
Dıgital Supply & +7 V \\
Input Voltage Range, Analog & \(\pm(|\mathrm{VcC}|+20 \mathrm{~V}\) \\
Input Voltage Range, Digital & +7 V \\
Storage Temperature Range & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
Lead Temperature (soldering 10 seconds) & \(300^{\circ} \mathrm{C}\) \\
Output Short-circuit Duration & Contınuous to ground \\
Junction Temperature & \(175^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{PIN DESIGNATIONS}


\section*{MECHANICAL}


CASE Black Ceramic
MATING CONNECTOR 245MC
PIN Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3 2)
WEIGHT 63 grams ( 0225 oz.)
HERMETICITY• Conform to method 1014 Condition C
Step 1 (fluorocarbon) of MIL-STD-883 (gross leak).
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multirow{2}{*}{ DIM } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX \\
\hline A & 1310 & 1360 & 3321 & 3454 \\
\hline B & 770 & 810 & 1956 & 2057 \\
\hline C & 150 & 210 & 381 & 533 \\
\hline D & 018 & 021 & 046 & 063 \\
\hline F & 035 & 050 & 089 & 121 \\
\hline G & \multicolumn{2}{|c|}{100 BASIC } & 254 BASIC \\
\hline H & \multicolumn{2}{|c|}{110} & 130 & 279 & 330 \\
\hline K & \multicolumn{2}{|c|}{150} & 250 & \multicolumn{2}{|c|}{381} \\
\hline L & \multicolumn{2}{|c|}{600 BASIC } & 535 \\
\hline N & \multicolumn{2}{|c|}{002} & 010 & \multicolumn{2}{|c|}{005} \\
\hline R & \multicolumn{2}{|c|}{085} & 105 & 216 & 2625 \\
\hline
\end{tabular}

ORDERING INFORMATION
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Model } & Package & \begin{tabular}{c} 
Temperature \\
Range
\end{tabular} \\
\hline PGA100AG & \begin{tabular}{c} 
Ceramıc \\
Ceramic
\end{tabular} & \begin{tabular}{c}
\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline PGA100BG
\end{tabular} \begin{tabular}{l} 
BURN-IN SCREENING OPTION \\
See text for details \\
\hline \multicolumn{4}{|c|}{ Model } & Package & \begin{tabular}{c} 
Burn-In Temp. \\
\((160 h)^{\prime \prime}\)
\end{tabular} \\
\hline PGA100AG-BI \\
PGA100BG-BI
\end{tabular}

NOTE (1) Or equivalent combination See text
( \(T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{C C}=15 \mathrm{VDC}, \mathrm{V}_{D D}=+5 \mathrm{VDC}\), unless otherwise noted.)


GAIN ACCURACY AND
NONLINEARITY VS OUTPUT CURRENT


SMALL SIGNAL FREQUENCY RESPONSE


FREQUENCY CHARACTERISTICS
VS SUPPLY VOLTAGE




LARGE SIGNAL OUTPUT


TRANSIENT RESPONSE


GAIN ACCURACY AND NONLINEARITY
VS TEMPERATURE


SETTLING TIME VS GAIN AND


FREQUENCY CHARACTERISTICS


LARGE SIGNAL
TRANSIENT RESPONSE



REJECTION VS FREQUENCY


STABILIZÁTION TIME OF INPUT OFFSET VOLTAGE FROM POWER TURN-ON


ANALOG SUPPLY CURRENT VS SUPPLY VOLTAGE




THERMAL RESPONSE TIME OF INPUT OFFSET VOLTAGE FROM HEAT APPLICATION


QUIESCENT SUPPLY
CURRENT VS TEMPERATURE




OUTPUT VOLTAGE
VS OUTPUT CURRENT


ANALOG INPUT
OVERVOLTAGE CHARACTERISTICS


\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the PGA100. Burn-in duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).
\[
\text { Plastic "-BI" models: }+85^{\circ} \mathrm{C}
\]

Ceramic "-BI" models: \(+125^{\circ} \mathrm{C}\)
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{DISCUSSION OF PERFORMANCE}

The PGA100 is a self-contained programmable-gain amplifier whose gain can be changed in 8 binarily weighted steps from 1 to 128 or as scaled externally through the gain scale/adjust pin. The gain control is accomplished by the gain switch (break-before-make) whose position is determined by the 3-bit TTL address, \(A_{3}, A_{4}\), and \(A_{5}\). When selected, 1 of 8 positions connects the thin-film resistor network to the feed back loop of the op amp. This establishes the desired gain. (See Installation and Operating Instructions for gain scaling.)
Similarly, the 8 analog input channels are switched by the input multiplexer (break-before-make) whose position is determined by the 3 -bit TTL address, \(A_{0}, A_{1}\), and \(A_{2}\). Gain and channel selection appear in Table I. 64-channel gain combinations are possible.
The digital inputs are latched by the positive transition of the clock pulse, pın 18, when the clock enable, pin 19, is low. The relative set up and holding times specified in the Electrical Specifications are shown in Figure 1. The internal latch is similar to the industry standard 74LS378. Figure 2 shows a timing diagram for selected addresses indicating: the enable function, changing channel and TABLE I. Gain and Channel Select Truth Table.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{GAIN SELECT} & \multirow[t]{2}{*}{GAIN} & \multicolumn{3}{|l|}{CHANNEL SELECT} & CHANNEL \\
\hline A5 & \(\mathrm{A}_{4}\) & \(\mathrm{A}_{3}\) & & \(\mathrm{A}_{2}\) & \(\mathrm{A}_{1}\) & \(A_{0}\) & \\
\hline 0 & 0 & 0 & 1 & 0 & 0 & 0 & INO \\
\hline 0 & 0 & 1 & . 2 & 0 & 0 & 1 & IN1 \\
\hline 0 & 1 & 0 & 4 & 0 & 1 & 0 & IN2 \\
\hline 0 & 1 & 1 & 8 & 0 & 1 & 1 & IN3 \\
\hline 1 & 0 & 0 & 16 & 1 & 0 & 0 & IN4 \\
\hline 1 & 0 & 1 & 32 & 1 & 0 & 1 & IN5 \\
\hline 1 & 1 & 0 & 64 & 1 & 1 & 0 & IN6 \\
\hline 1 & 1 & 1 & 128 & 1 & 1 & 1 & IN7 \\
\hline
\end{tabular}


FIGURE 1. Data Address and Clock Enable Setup and Hold Times.
gain. changing channel constant gain, and constant channel changing gain.


FIGURE 2. Timing Diagram for Selected Addresses.
INSTALLATION AND OPERATING INSTRUCTIONS POWER SUPPLY AND SIGNAL CONNECTIONS


FIGURE 3. Basic Power Supply, Ground, and Signal Connections.
Figure 3 shows the proper analog and digital power supply connections. The supplies should be decoupled with \(1 \mu \mathrm{~F}\) tantalum and 1000 pF ceramic capacitors as close to the amplifier as possible. To avoid gain errors connect grounds as indicated being sure to minimize ground resistance. Note that a resistance of greater than
\(0.005 \Omega\) in series with the analog common will degrade the specified gain accuracy. IMPORTANT: Normally the digital ground is brought in from the digital power supply on a separate line. However, the analog and digital commons must be connected together somewhere in the system.

\section*{OPTIONAL GAIN SCALE/ADJUST}

The gain scale/adjust pin is shown in Figure 4. When no connection is made, gains appear as in Table I. At least two functions can be performed. First, the gain range can be scaled to gains other than 1 to 128 , for example, 1 to 100 or 1 to 1024. Gain steps, however, retain binary weighting. Some examples are: \((1,1,2,4,8,16,32,64\) with pins 11 and 12 connected together), \((1,1.5625,3.125\), \(6.25,12.5,25,50,100),(1,12.5,25,50,100,200,400,800)\), and ( \(1,16,32,64,128,256,512,1024\) ). Scaling is accomplished by using a potentiometer, \(\mathrm{R}_{1}\), shown in Figure 4. Be certain to use a potentiometer of good mechanical and thermal stability. Additional gain drift with temperature should be minimal since it depends on the thermal tracking of the resistance ratio, \(\mathrm{R}_{\mathrm{A}}\) to \(\mathrm{R}_{\mathrm{B}}\), set by the potentiometer.


FIGURE 4. External Gain and Offset Adjustment.
Second, the gain inaccuracy, remaining after laser trimming at the factory, can be adjusted to zero at any gain other than unity. To improve resolution and limit adjustment range, a resistor may be added in series with the wiper of the potentiometer and pin 12. This will, however, increase gain drift. Figure 5 shows the effect of gain adjustment. \(\mathrm{R}_{1}\) does not affect gain linearity.

\section*{OPTIONAL OFFSET ADJUSTMENT}

Figure 4 also illustrates a technique for offset adjustment. This adjustment has no effect at unity gain. \(\mathbf{R}_{2}\) will trim the offset to zero and have neglible effect on the gain accuracy. For best results, trim the offset at the highest


FIGURE 5. Effect of Gain Adjustment.
gain. If \(R_{3}\) is made smaller, output offsetting can be accomplished. This can be used to introduce an intentional DC voltage at the output. The external amplifier used will add to the input noise, therefore, use one with a noise level of at least three times lower than that specified for the PGA100.

\section*{LAYOUT CONSIDERATIONS}

Proper attention to layout is necessary to achieve the specified performance of the PGA100. Major goals are to reduce crosstalk, noise pickup, noise coupled from the power supply, and gain errors.
Be certain to separate analog and digital runs to avord coupling of digital transients. To reduce gain errors, connect analog grounds with a ground plane or a low resistance star configuration as shown in Figure 3. Analog and digital commons must be connected at some point in the system to insure proper operation.

\section*{GAIN INACCURACY AND NONLINEARITY}

As shown in Figure 3, connect pins 5 and 20 directly together at the unit and use pin 20 as the primary analog common. Ground resistance in series with pin 20 also appears in series with the internal gain-setting resistors and will decrease the magnitude of all gains except unity. The resulting accuracy error varies nonlinearly with the gain selected and therefore cannot be externally adjusted to zero for more than one gain at a time. Gain linearity is not affected by external ground resistance (see Performance Curves.)

\section*{CROSSTALK}

Crosstalk is the amount of signal feedthrough from all OFF channels that appears at the output of the input multiplexer. It is expressed as a percent of the input signal applied to all OFF channels. For example, the \(0.003 \%\) specification indicates that 0.6 mV , p-p, out of a \(20 \mathrm{~V}, \mathrm{p}-\mathrm{p}\), 1 kHz sine wave (applied to 7 OFF channels) will appear at the noninverting input of the internal op amp. Note that crosstalk increases with high frequencies due to the capacitive coupling between ON and OFF channels. It also increases with greater source resistance. However, because both the input signal and crosstalk noise are amplified equally, the resulting output signal-to-noise
ratio is independent of gain. Unused input channels should be grounded in order to reduce crosstalk and extraneous noise pickup. (See Performance Curves.)

\section*{SETTLING TIME}

Settling time is the time required, after application of a step input signal, for the output voltage to settle and remain within a specified error band around the final value. It is a very important consideration since this will be the limiting parameter in determining the maximum channel scanning or throughput rate. The PGA100 specification includes the effects of both the multiplexer and amplifier. Note that settling time increases with increasing source resistance and gain. Minimum settling time is achieved by choosing a low source resistance, for example, \(\mathrm{R}_{\mathrm{s}} \leqslant 10 \mathrm{k} \Omega\) and gains \(\leqslant 16\). (See Performance Curves.)

\section*{INPUT OVERVOLTAGE PROTECTION}

The PGA100 provides input overvoltage protection of 20 V in excess of either power supply voltage expressed as \(\pm\left(\left|V_{\mathrm{cc}}\right|+20\right)\). This is achieved in the dielectrically isolated analog multiplexer which will withstand overvoltage even when the power supplies are off. As a consequence the PGA100 is protected against high input levels and brief transient spikes of up to several hundred volts that can result from signals originating from outside the system. (See Performance Curves.)

\section*{TYPICAL APPLICATIONS}

The PGA100 is ideal for a variety of applications, especially where low channel-to-channel crosstalk is required. In many applications the PGA100 will not require trimming of offset and gain errors. However, these can be minimized utilizing hardware or software error correction techniques. Figures 6 and 7 show
applications of the PGA100 separately and in a data acquisition system.

Figure 7 shows a Data Acquisition System. In this system the PGA 100 allows the user to deal with signals of wide dynamic range while maintaining high system resolution. For example: When used with a 12 -bit A/D converter in a "floating point" system, the \(2^{7}\) gain range of the PGA100 plus the \(2^{12}\) range of the converter produces a total system resolution of \(2^{19}\) ( 524,000 to 1 ).
Also the user can modify and reprogram gain values for different analog input channels merely by changing the software computer program. Since different dedicated amplifiers are not required for various input channels, the PGA100 also saves space and overall system costs. Software correction virtually eliminates system offset and gain errors over both time and temperature.


FIGURE 6. Digitally Selectable Function Amplifier.


FIGURE 7. Use of PGA100 in a Data Acquisition System with Software Auto-zero and Gain Calibration.

\author{
AVAILABLE IN DIE FORM
}

\title{
Digitally-Controlled Programmable-Gain/Fast-Settling OPERATIONAL AMPLIFIER
}

\section*{APPLICATIONS}
- DATA ACQUISITION AMPLIFIER
- AUTORANGING AMPLIFIER UNDER COMPUTER CONTROL
- SUPER-ACCURACY, low COST, FIXED gAIN block
- TEST EQUIPMENT GAIN CONTROL
- PORTABLE INSTRUMENT GAIN SELECTION
- data logiing ranging control
- 3-CHANNEL MULTIPLEXER
thin-film resistors with excellent temperature tracking assure low gain drift and excellent stability.
The fast \(2.8 \mu \mathrm{sec}\) settling makes the PGA102 ideal for rapid channel scanning in data acquisition systems. Also the high accuracy is very beneficial in test equipment and instrumentation applications where programmable or fixed gain is required.


SPECIFICATIONS
ELECTRICAL
At \(+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{c c}=15 \mathrm{VDC}\) unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PGA102AG} & \multicolumn{3}{|c|}{PGA102BG/SG} & \multicolumn{3}{|c|}{PGA102KP} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline GAIN Inaccuracy \({ }^{(1)}\) vs Temperature Nonlinearity & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{G}=1 \\
& \mathrm{G}=10 \\
& \mathrm{G}=100 \\
& \mathrm{G}=1 \\
& \mathrm{G}=10 \\
& \mathrm{G}=100 \\
& \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{G}=1 \\
& \mathrm{G}=10 \\
& \mathrm{G}=100
\end{aligned}
\] & & \[
\begin{gathered}
\pm 0.007 \\
\pm 0015 \\
\pm 002 \\
\pm 04 \\
\pm 2 \\
\pm 7 \\
0001 \\
0002 \\
0003
\end{gathered}
\] & \[
\begin{gathered}
\pm 002 \\
\pm 0.03 \\
\pm 005 \\
\pm 5 \\
\pm 7 \\
\pm 20 \\
0003 \\
0005 \\
0001
\end{gathered}
\] & & \[
\begin{aligned}
& \pm 0003 \\
& \pm 001 \\
& \pm 0015
\end{aligned}
\] & \[
\begin{gathered}
\pm 001 \\
\pm 0.02 \\
\pm 0025
\end{gathered}
\] & & \(\pm 9\) & \[
\begin{aligned}
& \pm 005 \\
& \pm 006
\end{aligned}
\] & \[
\begin{gathered}
\% \\
\% \\
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\% \text { of } \mathrm{FS} \\
\% \text { of } \mathrm{FS} \\
\% \text { of } \mathrm{FS}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
RATED OUTPUT \\
Voltage \\
Current \\
Short Circuit Current \\
Output Resistance \\
Load Capacitance
\end{tabular} & \begin{tabular}{l}
\[
\begin{aligned}
& R_{L}=2 \mathrm{k} \Omega \\
& V_{\text {OUT }}=10 \mathrm{~V}
\end{aligned}
\] \\
For stable operation
\end{tabular} & \[
\begin{gathered}
\pm 10 \\
\pm 5 \\
\pm 10
\end{gathered}
\] & \[
\begin{gathered}
\pm 125 \\
\pm 10 \\
\pm 25 \\
001 \\
2000
\end{gathered}
\] & & * &  & & * &  & & V mA mA \(\Omega\) pF \\
\hline \begin{tabular}{l}
INPUT OFFSET VOLTAGE Initial \({ }^{(2)}\) \\
vs Temperature \\
vs Supply Voltage
\end{tabular} & \[
\begin{aligned}
G & =1 \\
G & =10 \\
G & =100 \\
G & =1 \\
G & =10 \\
G & =100 \\
\pm 5 & <V_{c c}< \pm 18 V \\
G & =1 \\
G & =10 \\
G & =100
\end{aligned}
\] & & \[
\begin{gathered}
\pm 200 \\
\pm 70 \\
\pm 70 \\
\pm 5 \\
\pm 1 \\
\pm 05 \\
\\
\pm 30 \\
\pm 8 \\
\pm 8
\end{gathered}
\] & \[
\begin{gathered}
\pm 500 \\
\pm 200 \\
\pm 200 \\
\pm 20 \\
\pm 7 . \\
\pm 3 \\
\\
\pm 70 \\
\pm 30 \\
\pm 30
\end{gathered}
\] & & \[
\begin{gathered}
\pm 100 \\
\pm 50 \\
\pm 50 \\
* \\
* \\
* \\
* \\
*
\end{gathered}
\] & \[
\begin{aligned}
& \pm 250 \\
& \pm 100 \\
& \pm 100
\end{aligned}
\] & , & \[
\begin{aligned}
& \pm 7 \\
& \pm 3 \\
& \pm 2
\end{aligned}
\] & \[
\begin{gathered}
\pm 1500 \\
\pm 600 \\
\pm 600 \\
\pm 50 \\
\pm 10 \\
\pm 7
\end{gathered}
\] &  \\
\hline INPUT BIAS CURRENT Initıal Over Temperature & \begin{tabular}{l}
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(\mathrm{T}_{\mathrm{A} \text { MIN }}\) to \(\mathrm{T}_{\mathrm{A} \text { max }}\)
\end{tabular} & & \[
\begin{aligned}
& \pm 20 \\
& \pm 25
\end{aligned}
\] & \[
\begin{aligned}
& \pm 50 \\
& \pm 60
\end{aligned}
\] & & * & * & & * & * & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ANALOG INPUT CHARACTERISTICS \\
Voltage Range Resistance Capacitance
\end{tabular} & Linear operation & \(\pm 10\) & \[
\begin{gathered}
\pm 12 \\
7 \times 10^{8}
\end{gathered}
\] & & * & * & & * & ** & & \[
\begin{aligned}
& \mathrm{V} \\
& \Omega \\
& \mathrm{pF}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
INPUT NOISE \\
Voltage Noise \\
Voltage Noise Density \\
Current Noise Current Noise Density
\end{tabular} & \[
\begin{aligned}
f_{\mathrm{B}}=01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\
\mathrm{G}=1 \\
\mathrm{G}=10 \\
\mathrm{G}=100 \\
\mathrm{f}_{0}=1 \mathrm{~Hz}, \mathrm{G}=1 \\
\mathrm{G}=10 \\
\mathrm{G}=100 \\
\mathrm{f}_{0}=10 \mathrm{~Hz}, \mathrm{G}=1 \\
\mathrm{G}=10 \\
\mathrm{G}=100 \\
\mathrm{f}_{0}=100 \mathrm{~Hz}, \mathrm{G}=1 \\
\mathrm{G}=100 \\
\mathrm{G}=100 \\
\mathrm{f}
\end{aligned}
\] & & \[
\begin{gathered}
45 \\
15 \\
06 \\
490 \\
178 \\
83 \\
155 \\
56 \\
20 \\
93 \\
31 \\
18 \\
79 \\
31 \\
18 \\
76 \\
88 \\
28 \\
099 \\
043
\end{gathered}
\] & & &  & & &  & & \[
\begin{aligned}
& \mu V \mathrm{p}-\mathrm{p} \\
& \mu \mathrm{p}-\mathrm{p} \\
& \mu \mathrm{p}-\mathrm{p} \\
& n \mathrm{~V} / \sqrt{\mathrm{Hz}} \\
& n \mathrm{~V} / \sqrt{\mathrm{Hz}} \\
& n \mathrm{~V} / \sqrt{\mathrm{Hz}} \\
& n V / \sqrt{\mathrm{Hz}} \\
& n V / \sqrt{\mathrm{Hz}} \\
& n V / \sqrt{\mathrm{Hz}} \\
& n V / \sqrt{\mathrm{Hz}} \\
& n V / \sqrt{\mathrm{Hz}} \\
& n V / \sqrt{\mathrm{Hz}} \\
& n V / \sqrt{\mathrm{Hz}} \\
& n V / \sqrt{\mathrm{Hz}} \\
& n V / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA} A p-\mathrm{p} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}}
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS}


\footnotetext{
Lead Temperature (soldering 10 seconds) .
. . . . . . . . . . . . . . . . . . \(+300^{\circ} \mathrm{C}\) Output Short-Circuit Duration Contınuous to Common Junction Temperature. G Package .\(+175^{\circ} \mathrm{C}\)
P Package
\(+110^{\circ} \mathrm{C}\)
}

ELECTRICAL (CONT)

* Specification same as AG grade

NOTES (1) Gain inaccuracy is the percent error between the actual and ideal gain selected It may be externally adjusted to zero for gains of 10 and 100 (2) Offset voltage can be adjusted for any one channel Adjustment affects temperature drift by approxımately \(\pm 03 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) for each \(100 \mu \mathrm{~V}\) of offset adjusted (3) Voltage on the logic threshold control pın, VLTC, adjusts the threshold for "Low" and "High" logic levels (4) Total time to settle equals switching time plus setting time of the newly selected gaın

\section*{BURN-IN OPTION}

Burn-in screening is an option available for the PGA102. Burn-in duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).

Plastic "-BI" models: \(+85^{\circ} \mathrm{C}\)
Ceramic "-BI" models: \(+125^{\circ} \mathrm{C}\)
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{PIN CONFIGURATION}


ORDERING INFORMATION
\begin{tabular}{|c|c|c|}
\hline Model & Package & \begin{tabular}{c} 
Temperature \\
Range
\end{tabular} \\
\hline PGA102AG & Ceramıc DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
PGA102BG & Ceramic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
PGA102SG & Ceramıc DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
PGA102KP & Plastıc DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{BURN-IN SCREENING OPTION See text for detalls} \\
\hline Model & Package & \[
\begin{aligned}
& \text { Burn-In Temp. } \\
& (160 \mathrm{~h})^{11}
\end{aligned}
\] \\
\hline PGA102AG-BI & Ceramı DIP & \(+125^{\circ} \mathrm{C}\) \\
\hline PGA102BG-BI & Ceramic DIP & \(+125^{\circ} \mathrm{C}\) \\
\hline PGA102SG-BI & Ceramic DIP & \(+125^{\circ} \mathrm{C}\) \\
\hline PGA102KP-BI & Plastic DIP & \(+85^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

MECHANICAL


\section*{TYPICAL PERFORMANCE CURVES}
\(T_{A}=25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cC}}=15 \mathrm{VDC}\) unless otherwise noted



\section*{THEORY OF OPERATION}

The PGA102 is a self-contained programmable-gain amplifier with digitally selectable gains of 1,10 , and 100 .
A block diagram of the PGA102 is shown on the first page of this data sheet. The circuit contains three sections: (1) 3-channel switchable-input operational amplifier, (2) precision thin-film resistor network ( \(\mathrm{R}_{1}-\mathrm{R}_{6}\) ), and (3) gain/channel select digital circuit.

Under control of the channel select circuitry, only one input stage ( \(A_{1}, A_{2}\), or \(A_{3}\) ) is active at any time. The selected input stage steers input signals ( \(\mathrm{V}_{\text {IN1 }}, \mathrm{V}_{\text {IN2 }}\), or
\(\mathrm{V}_{\text {IN3 }}\) ) to the output amplifier ( \(\mathrm{A}_{4}\) ). At this time the unselected input stages are turned off by deactivation of their internal bias circuitry. Three different precision gains are produced by closing the feedback loop through the selected input stage. This unique feature of having each channel set to a specific gain allows the user more flexibility in applications. Low gain drift is achieved by the excellent tracking of the thin-film gain set resistors. The "trip point" on select pins 1 and 2 for changing channels, and hence gain, is set by the logic threshold control voltage on pin 3.

\section*{INSTALLATION AND OPERATING INSTRUCTIONS}

Figure 1 shows proper power supply and signal connections. The supplies should be decoupled with \(0.1 \mu \mathrm{~F}\) capacitors as close to the package as possible. To avoid gain errors, connect ground as indicated, being sure to


FIGURE 1. Power Supply and Signal Connections.
minimize ground resistance. The PGA102 has a separate ground force and ground sense which virtually eliminate gain errors due to resistance in the common line. The gain error results from any resistance added in series with the internal junction of \(\mathbf{R}_{\mathbf{1}}, \mathrm{R}_{4}\), and \(\mathrm{R}_{5}\). Internally, wire bond resistance of \(0.2 \Omega\) can cause a \(0.02 \%\) error for gain of 10 and \(0.2 \%\) error for gain of 100 . By minimizing the current in the sense line, specified performance is achievable.

\section*{GAIN/CHANNEL SELECTION}

Gain is chosen by digitally manipulating the voltage level on the X10 and X100 select pins as shown in Figure 2. The table in Figure 2 shows how to select a specific channel which has a gain of 1,10 , or 100 . In this circuit, the logic threshold control has been grounded to give compatibility with TTL levels. However, this threshold can be set anywhere between \(\left[-\mathrm{V}_{\mathrm{cc}}+4 \mathrm{~V}\right]\) and \(\left[+\mathrm{V}_{\mathrm{cc}}-\right.\) 2.6 V ] for compatibility with other logic such as CMOS.


FIGURE 2. Channel Selection for Ground-Referenced Logic Threshold (TTL-compatible).

In general, the logic state is determined by the voltage on pin 1 or pin 2 relative to the threshold control voltage on pin 3. The input high ( \(\mathrm{V}_{\mathrm{IH}}\) ) and low ( \(\mathrm{V}_{\mathrm{IL}}\) ) voltages to switch states are shown below:
\[
\begin{aligned}
& \text { Logic one, "1": }\left(\mathrm{V}_{\mathrm{LTC}}+2 \mathrm{~V}\right)<\mathrm{V}_{\mathrm{IH}}<+\mathrm{V}_{\mathrm{CC}} \\
& \text { Logic zero, "0": }\left(\mathrm{V}_{\mathrm{LTC}}-5.6\right)<\mathrm{V}_{\mathrm{IL}}<\left(\mathrm{V}_{\mathrm{LTC}}+0.8 \mathrm{~V}\right)
\end{aligned}
\]

An external decoder and latch on the select lines may be added for operation in computer-controlled analog input/output systems.

\section*{OPTIONAL OFFSET ADJUSTMENT}

The input offset voltage is laser trimmed and will not require user adjustment for most applications. However, pins 11 and 12 may be used to adjust the offset of the
active channel to zero as shown in Figure 3. This also affects the inactive channels (all offsets move as the potentiometer is adjusted). By compromising, the user can adjust for the average offset of all three channels using one potentiometer; or a compromise for just the X10 and X100 channels can be made, considering the unity gain channel's offset is insignificant for high-level inputs.
Figure 4 shows another approach to offset adjustment. An inexpensive CMOS switch (4016) may be used to independently connect the wipers of three potentiometers to \(-V_{c c}\). Therefore, \(R_{1}, R_{2}\), and \(R_{3}\) adjust the offset of channels 1 , 2, and 3 respectively.


FIGURE 3. Offset Adjustment.


FIGURE 4. Independent Offset Adjustment of Channels 1, 2, and 3.

\section*{OPTIONAL GAIN ADJUSTMENT}

The initial gain accuracy has been internally laser trimmed to high precision, but can be adjusted. Figure 5 shows independent fine-gain adjustment of channels 2 and 3. This involves either paralleling the internal input resistors for gain up or the internal feedback resistors for gain down. External resistors \(\mathrm{R}_{2}, \mathrm{R}_{3}, \mathrm{R}_{5}\), and \(\mathrm{R}_{6}\) are chosen to trade off range and resolution. Channel l's gain cannot be adjusted due to the internal zero feedback resistance.


FIGURE 5. Independent Fine Gain Adjustment of Channels 2 and 3.

For applications requiring gains other than 1,10 , or 100 , the PGA102 can be gained up (Figure 6) or down (Figure 7). It is important to realize that the temperature drift of the external gain adjustment resistors will affect the total gain drift. This becomes more predominant as the gain is changed further from the factory-set specification. For example, with small adjustments ( \(20 \%\) or so), a \(30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) external resistor will add \(6 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) to the \(10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) internal resistor ratio tracking. For large adjustment ( \(50 \%\) or so), the effect becomes larger. The best that can be achieved is \(25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) (the TCR of one internal resistor) when the external resistor has \(0 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). Also when adjusting the XIO channel, keep the gain above 5 to assure frequency stability.

\section*{LAYOUT CONSIDERATIONS}

Proper attention to layout is necessary to achieve the specified performance of the PG102. Major goals are to reduce crosstalk, noise pickup, noise coupled from the power supply, and gain errors.
Be certain to separate the runs for analog and digital grounds to avoid coupling of digital transients. To reduce gain errors, connect analog grounds with a ground plane or a low resistance star configuration. Properly using the PGA102 ground force and sense (see Figure 1) assures the best performance, especially in high gains.


FIGURE 6. Gain Up Control.


FIGURE 7. Gain Down Control.

\section*{CROSSTALK}

Crosstalk expresses the signal feedthrough from an OFF channel that appears at the active input. It is expressed in dB , which translates to a percent of the input signal applied to the OFF channel. Crosstalk increases with increasing frequency (see Typical Performance Curve). Best performance is achieved by keeping input lines short and band limiting if possible.

\section*{SETTLING TIME}

The PGA102 is designed for applications requiring fast settling. Settling time is the time required, after the onset of a step input signal, for the output voltage to settle and remain within a specified error band around the final value. It is very important because it limits maximum channel scanning or throughput rate in multiplexed systems. Since the error increases with source resistance, keep sources \(<10 \mathrm{k} \Omega\) for best results.

\section*{INPUT OVERLOAD RECOVERY}

Another important parameter in data acquisition systems is overload recovery, especially when high gain is selected. The PGA102's fast recovery limits delays in capturing input signals in the presence of large transients. Best results are obtained by clamping input overvoltages to less than 13V (see Typical Performance Curve).

\section*{TYPICAL APPLICATIONS}

The PGA102 is ideal for auto-gain-ranging systems with many multiplexed input channels that must be scanned quickly. Its high gain accuracy and low temperature drift permit application where computer error correction is not available. In other cases, the PGA102 provides an inexpensive precision fixed gain block requiring no precision external components. An external decoder and latch allow the user flexibility to configure the system as desired. Figures 8 through 15 show application circuits.


FIGURE 8. Fast Settling Programmable-Gain Amplifier ( Gain \(=1,10,100\) ).


FIGURE 9. Fast-Settling Programmable-Gain Amplifier (Gain \(=2,20,200\) ).


FIGURE 11. Auto-Gain Ranging Instrumentation Amplifier for Data Acquisition.


FIGURE 12. Manually Controlled Gain-Ranging Amplifier for Portable Test Equipment.


FIGURE 13. Inverting Programmable Amplifier. Summing Junctions Can Be Used for Offsetting.


FIGURE 14. Precision Programmable Voltage Reference.


FIGURE 15. Fast Instrumentation Amplifier.

\section*{Digitally-Controlled Programmable-Gain INSTRUMENTATION AMPLIFIER}

\section*{FEATURES}
- digitally-programmable gain
- Decade Model - PGA200

Gains of \(1,10,100,1000\)
- Binary Model - PGA201

Gains of 1, 8, 64, 512
- EXCELLENT GAIN ACCURACY ( \(0.02 \%\), max)
- LOW GAIN NONLINEARITY ( \(0.012 \%\), max; \(\mathbf{G}=1000\) )
- LOW GAIN DRIFT (10ppm/ \({ }^{\circ} \mathrm{C}, \max ; \mathbf{G}=1000\) )
- 2-BIT LATCHED TTL-COMPATIBLE GAIN CONTROL
- LOW OFFSET VOLTAGE ( \(25 \mu \mathrm{~V}\) RTI, max; \(G=1000\) )
- LOW OFFSET VOLTAGE DRIFT \(\left(0.30 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.\), max; \(G=1000\) )

\section*{APPLICATIONS}
- DATA ACQUISITION SYSTEM AMPLIFIER
- digitally-controlled autoranging system
- SYSTEM DYNAMIC RANGE EXPANSION
- REMOTE INSTRUMENTATION SYSTEM
- TEST EQUIPMENT

\section*{DESCRIPTION}

The PGA200 is a hybrid IC instrumentation amplifier with digitally-controlled decade gain steps of 1 , 10,100 , and 1000 . The PGA201 differs only by providing binary steps of \(1,8,64\), and 512 . Both have TTL-compatible latched inputs for microprocessor interface. The logic section has high input impedance and functions without a separate logic power supply. Precision laser-trimmed offset and gain permits use without external adjustments. High performance thin-film resistors with excellent tracking assure low gain drift and excellent stability.


\section*{SPECIFICATIONS}

ELECTRICAL
At \(+25^{\circ} \mathrm{C}\) with \(\pm 15\) VDC power supply unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline MODEL \({ }^{(1)}\) & & \multicolumn{3}{|c|}{PGA200/201AG} & \multicolumn{3}{|c|}{PGA200/201BG} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
GAIN \\
Inaccuracy \({ }^{(2)}\)
\[
\begin{aligned}
G & =1 \\
G & =10 \\
G & =100 \\
G & =1000
\end{aligned}
\] \\
Nonlinearity, \(G=1\)
\[
\begin{aligned}
& G=10 \\
& G=100 \\
& G=1000
\end{aligned}
\] \\
Drift vs Temperature, \(G=1\)
\[
\begin{aligned}
& G=10 \\
& G=100 \\
& G=1000
\end{aligned}
\] \\
Stability vs Time
\end{tabular} & & & \[
\begin{gathered}
002 \\
002 \\
0.02 \\
002 \\
0002 \\
0002 \\
0003 \\
0012 \\
10 \\
10 \\
10 \\
10 \\
0.01
\end{gathered}
\] & 005
0.05
005
005
0005
0005
0007
0025
20
20
20
20 & & \begin{tabular}{l}
0.01 \\
001 \\
001 \\
001 \\
0001 \\
0001 \\
0002 \\
0011 \\
5
5 \\
5 \\
5
\end{tabular} & \[
\begin{aligned}
& 002 \\
& 002 \\
& 002 \\
& 002 \\
& 0002 \\
& 0.002 \\
& 0003 \\
& 0012 \\
& 10 \\
& 10 \\
& 10 \\
& 10
\end{aligned}
\] & \[
\begin{gathered}
\% \\
\% \\
\% \\
\% \\
\% \\
\% \\
\% \\
\% \\
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\% / 1 \mathrm{khr}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
RATED OUTPUT \\
Voltage Current Impedance Capacitive Load
\end{tabular} & \[
\begin{aligned}
& l_{0}=5 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{O}}=10 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r}
10 \\
5
\end{array}
\] & \[
\begin{array}{r}
12.5 \\
100 \\
03 \\
1000
\end{array}
\] & & * & * & & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\Omega \\
\mathrm{pF}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
ANALOG INPUT CHARACTERISTICS \\
Common-Mode Range Absolute_Maximum Voltage Impedance, Differential Common-Mode
\end{tabular} & No Damage & 10 & \[
\begin{gathered}
10^{10}| | 3 \\
10^{10}| | 3
\end{gathered}
\] & Vcc & * &  & * & \[
\begin{gathered}
v \\
V \\
\Omega \| p F \\
\Omega \| p F
\end{gathered}
\] \\
\hline \begin{tabular}{l}
OFFSET VOLTAGE (RTI) \\
Initial Offset, max \({ }^{(3)}, \mathrm{G}=1\)
\[
\begin{aligned}
& G=10 \\
& G=100 \\
& G=1000
\end{aligned}
\]
\[
\begin{aligned}
& \text { vs Temperature, } \begin{aligned}
\mathrm{G} & =1 \\
\mathrm{G} & =10 \\
\mathrm{G} & =100 \\
\mathrm{G} & =1000
\end{aligned} \\
& \text { vs Time } \\
& \text { vs Supply }
\end{aligned}
\]
\end{tabular} & \[
10<V_{c c}<18 V
\] & & \[
\begin{gathered}
225 \\
45 \\
27 \\
25 \\
10 \\
2 \\
1 \\
1 \\
1+(20 / \mathrm{G}) \\
1+(20 / \mathrm{G})
\end{gathered}
\] & \[
\begin{array}{r}
450 \\
90 \\
54 \\
50 \\
22 \\
4 \\
2 \\
2 \\
2
\end{array}
\] & & 110
20
11
10
5
0.75
020
0.15
\(*\)
\(*\) & 225
45
27
25
10
15
040
030 &  \\
\hline \begin{tabular}{l}
INPUT BIAS CURRENT \\
Initial at \(25^{\circ} \mathrm{C}\) vs Temperature vs Supply Offset Current vs Temperature
\end{tabular} & Each input & & \[
\begin{aligned}
& 10 \\
& 02 \\
& 01 \\
& 10 \\
& 05
\end{aligned}
\] & \[
30
\]
\[
30
\] & & \[
5
\] & \begin{tabular}{l}
20 \\
20
\end{tabular} & \begin{tabular}{l}
\(n A\) \\
\(n A /{ }^{\circ} \mathrm{C}\) \\
nA/V \\
nA \\
\(n A /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline COMMON-MODE REJECTION
\[
\begin{aligned}
& G=1 \\
& G=10 \\
& G=100 \\
& G=1000
\end{aligned}
\] & DC to 60 Hz , \(1 \mathrm{k} \Omega\) Source Imbalance & \[
\begin{array}{r}
80 \\
96 \\
106 \\
106
\end{array}
\] & \[
\begin{array}{r}
95 \\
110 \\
120 \\
120
\end{array}
\] & &  & * & & \begin{tabular}{l}
dB \\
dB \\
dB \\
dB
\end{tabular} \\
\hline \[
\begin{aligned}
& \text { INPUT NOISE }{ }^{(4)} \\
& \text { Input Voltage } \mathrm{Noise}, \mathrm{f}_{\mathrm{B}}=01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\
& \text { Density, } \mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{o}}=1 \mathrm{kHz} \\
& \text { Input Current Noise, } \mathrm{f}_{\mathrm{B}}=01 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\
& \text { Density, } \mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{o}}=1 \mathrm{kHz}
\end{aligned}
\] & & & \[
\begin{gathered}
08 \\
18 \\
15 \\
13 \\
50 \\
0.8 \\
046 \\
0.35
\end{gathered}
\] & & &  & & \[
\begin{aligned}
& \mu V, p-p \\
& n V / \sqrt{\mathrm{Hz}} \\
& n V / \sqrt{\mathrm{Hz}} \\
& n V / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA}, \mathrm{p}-\mathrm{p} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DYNAMIC RESPONSE \(\pm 3 \mathrm{~dB}\) Flatness
\[
G=1
\]
\[
\mathbf{G}=10
\]
\[
\mathrm{G}=100
\]
\[
G=1000
\] \\
\(\pm 1 \%\) Flatness
\[
\begin{aligned}
& G=1 \\
& G=10 \\
& G=100 \\
& G=1000
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
Small signal \\
Small signal
\end{tabular} & & \[
\begin{array}{r}
500 \\
150 \\
30 \\
2.4 \\
\\
50 \\
25 \\
3 \\
300
\end{array}
\] & & , &  & & \begin{tabular}{l}
kHz \\
kHz \\
kHz \\
kHz \\
kHz \\
kHz \\
kHz \\
Hz
\end{tabular} \\
\hline
\end{tabular}

ELECTRICAL (CONT)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline MODEL \({ }^{(1)}\) & \multicolumn{4}{|c|}{PGA200/201AG} & \multicolumn{3}{|c|}{PGA200/201BG} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & CONDITIONS & - MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
DYNAMIC RESPONSE \\
\(\pm 1 \%\) Flatness
\[
\begin{aligned}
& G=1 \\
& G=10 \\
& G=100 \\
& G=1000
\end{aligned}
\] \\
Full Power \\
Slew Rate \\
Settling Time (0.1\%), G = 1
\[
\begin{aligned}
& G=10 \\
& G=100 \\
& G=1000
\end{aligned}
\] \\
Settling Time (0.01\%),
\[
\begin{aligned}
& G=1 \\
& G=10 \\
& G=100 \\
& G=1000^{(5)}
\end{aligned}
\] \\
Overload Recovery Time
\[
\begin{aligned}
& G=1 \text { to } 100 \\
& G=1000
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
Small signal
\[
\begin{aligned}
& G=1 \text { to } 100 \\
& G=1 \text { to } 100
\end{aligned}
\] \\
50\% overdrive
\end{tabular} & 0.2 & 50
25
53
300
6.4
0.4
35
35
50
480
40
40
80
670
12
22 & & &  & & \begin{tabular}{l}
kHz \\
kHz \\
kHz \\
Hz \\
kHz \\
V/ \(/\) sec \\
\(\mu \mathrm{sec}\) \\
\(\mu s e c\) \\
\(\mu \mathrm{sec}\) \\
\(\mu \mathrm{sec}\) \\
\(\mu \mathrm{sec}\) \\
\(\mu \mathrm{sec}\) \\
\(\mu \mathrm{sec}\) \\
\(\mu s e c\) \\
\(\mu \mathrm{sec}\) \\
\(\mu \mathrm{sec}\)
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL INPUT CHARACTERISTICS \\
Input Low Threshold \\
Input Low Current \\
Input High Threshold \\
Input High Current \\
Tww, Write Pulse Width \\
Ts, Data Setup Time \\
\(T_{H}\), Data Hold Time
\end{tabular} & & \[
\begin{gathered}
2.4 \\
300 \\
180 \\
30
\end{gathered}
\] & & \[
\begin{aligned}
& 0.8 \\
& 30 \\
& 30
\end{aligned}
\] &  & &  & \begin{tabular}{l}
\(V\) \\
\(\mu \mathrm{A}\) \\
V \\
\(\mu A\) \\
nsec \\
nsec \\
nsec
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Rated Voitage Voltage Range Quiescent Current
\end{tabular} & & 10 & \[
\begin{aligned}
& \pm 15 \\
& \pm 10
\end{aligned}
\] & \[
\begin{gathered}
18 \\
\pm 12
\end{gathered}
\] & * &  & * & \[
\begin{gathered}
V \\
V \\
m A
\end{gathered}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operating \\
Storage
\end{tabular} & & \[
\begin{aligned}
& -40 \\
& -55 \\
& -55
\end{aligned}
\] & & \[
\begin{array}{r}
+85 \\
+125 \\
+150
\end{array}
\] & * & & * & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
*Specifications same as for PGA200/201AG.
NOTES (1) All specifications pertain to both PGA200 and PGA201. Values for gains of 10, 100, and 1000 for the PGA200 are the same for gains of 8,64 and 512 (2) Measured with a \(10 \mathrm{k} \Omega\) load (3) Adjustable to zero This offset is the total offset including both input and output components referred to the input (4) Noise due to the input stage There is also an output component which becomes significant in low gain (see Typical Periormance Curves). (5) Settling tıme of the average value of the output waveform since the noise floor in a gain of 1000 is on the order of \(0.01 \%\) of full scale.

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|}
\hline Supply & \(\pm 18 \mathrm{VDC}\) \\
\hline Internal Power Dissipation & .600mW \\
\hline Analog And Digital Inputs & cc \\
\hline Operating Temperature Range & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range & \(-55^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Lead Temperature (Soldering & \(+300^{\circ} \mathrm{C}\) \\
\hline Output Short-Circuit Duration & ous To Ground \\
\hline Junction Temperature & . \(175^{\circ}\) \\
\hline
\end{tabular}

\section*{PIN DESIGNATIONS}
\begin{tabular}{llrl}
1 & \(A O\) & 8 & Analog Common \\
2. & \(\overline{W R}\) & 9 & Output \\
3 & \(-V_{c c}\) & 10 & Offset Trim \\
4. & Common-Mode Voltage & 11. & Offset Trim \\
5. & NC & 12. & \(+V_{c c}\) \\
6. & +IN & 13. & Digital Common \\
7 & \(-I N\) & 14. & A1
\end{tabular}

MECHANICAL


\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the PGA200 and PGA201. Burn-in duration is 160 hours at \(+125^{\circ} \mathrm{C}\) (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

ORDERING INFORMATION
\begin{tabular}{|c|c|c|}
\hline Model & Package & \begin{tabular}{c} 
Temperature \\
Range
\end{tabular} \\
\hline PGA200AG & \begin{tabular}{c} 
Ceramic DIP
\end{tabular} & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
PGA200BG & Ceramic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
PGA201AG & Ceramic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
PGA201BG & Ceramic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{BURN-IN SCREENING OPTION}

See text for details.
\begin{tabular}{|c|c|c|}
\hline Model & Package & \begin{tabular}{c} 
Burn-In Temp. \\
\((160 h)^{(1)}\)
\end{tabular} \\
\hline PGA200AG-BI & Ceramic DIP & \(+125^{\circ} \mathrm{C}\) \\
PGA200BG-BI & Ceramic DIP & \(+125^{\circ} \mathrm{C}\) \\
PGA201AG-BI & Ceramic DIP & \(+125^{\circ} \mathrm{C}\) \\
PGA201BG-BI & Ceramic DIP & \(+125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE Or equivalent combination See text

\section*{TYPICAL PERFORMANCE CURVES}
\(T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{VDC}\), unless otherwise noted



A simplified block diagram of the PGA200/201 appears on the first page. The diagram consists of three distinct parts. Together these parts form a high-perfomance, differential-input, digitally-programmable dedicated gain block. Each of the parts is optimized for a specific function.
The operational amplifiers are arranged on a monolithic substrate in the classical three-op-amp IA configuration. A nitride-passivated compatible thin-film bipolar process is used to achieve excellent offset and common-mode rejection stability over time and temperature. Advanced laser trimming techniques are used to minimize both the initial input offset and the input offset drift which are typically below \(10 \mu \mathrm{~V}\) and \(0.15 \mu / \mathrm{V}^{\circ} \mathrm{C}\) respectively. Additionally, careful layout techniques assure input stage thermal tracking with varying load conditions.
The gain-setting resistors are arranged on a separate substrate which is thermally isolated from the output stage. This results in minimum thermal interaction and a layout optimized for resistor tracking. All gains are dependent on the ratio of resistors which are composed of combinations of equal valued segments. The segmented approach provides the ultimate in accuracy and stability.
The latch and multiplexer, which set the gain, are implemented in CMOS. This provides high impedance logic inputs, low quiescent current and TTL compatibility without the need for a separate logic power supply. The logic threshold is internally derived from the \(+V_{c c}\) power supply and is referenced to digital common. The circuit is arranged so that multiplexer ON resistance is in series with the high input impedance of the input amplifiers and hence contributes negligible gain error.

\section*{INSTALLATION AND OPERATING INSTRUCTIONS}

\section*{POWER SUPPLY AND SIGNAL CONNECTIONS}

Figure 1 shows the proper analog and digital power supply connections. The analog supplies should be
decoupled with \(1 \mu \mathrm{~F}\) tantalum and 1000 pF ceramic capacitors with connections made as close as possible to the amplifier supply terminals and load common connection.

Because the amplifier is direct-coupled, it must have a ground return path for the bias currents associated with the amplifier inputs at pins 6 and 7 . If the ground return path is not inherent in the signal source (floating source), it must be provided externally. The ground return resistance ( \(\mathrm{R}_{\mathrm{gr}}\) ) should be kept as low as practical. The upper limit is approximately \(50 \mathrm{M} \Omega\) because of the input bias current of the amplifier and its common-mode voltage range.
In order to maintain linear operation of the input amplifiers the common-mode input voltage must be kept within the following limits:
\[
-10 \mathrm{~V}+\left(\mathrm{E}_{\mathrm{ln}} \times \mathrm{G}\right) / 2<\mathrm{E}_{\mathrm{cm}}<+10 \mathrm{~V}-\left(\mathrm{E}_{\mathrm{ln}} \times \mathrm{G}\right) / 2
\]


FIGURE 1. Power Supply and Signal Connections.

\section*{GAIN SETTING}

Gain is determined by a 2-bit digital word applied to the A0 and A1 inputs (see Table I). The \(\overline{\mathrm{WR}}\) (pin 2) provides a latch function. When \(\overline{W R}\) is a logic low, the latch is transparent and the gain directly follows the code on A0 and A1. When \(\overline{\mathrm{WR}}\) goes to a logic high, the gain is latched according to the previous state of A0 and A1. The timing requirements illustrated in Figure 2 must be observed. The minimum write pulse width is 300 nsec while the data setup and hold times are 180 nsec and 30 nsec respectively. Although the logic inputs are TTL compatible, they are high impedance and the allowable logic high voltage extends to \(+V_{c c}\).
Table I shows the gain select truth table. The gains for the PGA201 are shown in parenthesis.

TABLE I. Gain Select Truth Table.
\begin{tabular}{|c|c|c|l|}
\hline A1 & A0 & \(\overline{W R}\) & \multicolumn{1}{|c|}{\begin{tabular}{c} 
GAIN \\
PGA200 [PGA201]
\end{tabular}} \\
\hline\(X\) & X & - & Maintains previous gain \\
\hline 0 & 0 & 0 & \(1(1)\) \\
\hline 0 & 1 & 0 & \(10(8)\) \\
\hline 1 & 0 & 0 & \(100(64)\) \\
\hline 1 & 1 & 0 & \(1000(512)\) \\
\hline
\end{tabular}

Logic "1". \(V_{\text {AH }} \geq 24 \mathrm{~V}\)
Logic " 0 " \(V_{\text {AL }} \leq 0.8 \mathrm{~V}\)

\section*{INPUT AND OUTPUT OFFSETTING}

Figure 3 illustrates the appropriate connections for offset adjustment. Since the instrumentation amplifier is a two-stage device, the total offset is composed of two parts, an input and an output component. Because both are actively laser trimmed, adjustment is not required in most applications. The input component is due to the mismatch in the offset voltage of the two input amplifiers and changes with gain. The output component is due to the offset of the second stage amplifier and is constant.
\(\mathrm{R}_{1}\) may be used to null the input offset. Its quality will affect the results; therefore, choose a potentiometer with good temperature and mechanical resistance stability. The wiper should be connected to \(+V_{c c}\) at a point as close as possible to the \(+\mathrm{V}_{\text {cc }}\) terminal of the instrumentation amplifier. Null the offset as follows:
1. Set \(\mathrm{E}_{1}=\mathrm{E}_{2}=0\) (be sure a good ground return path exists to the inputs).
2. Set the gain to 1000 (or 512 for PGA201).
3. Adjust \(R_{1}\) until the output reaches \(0 V \pm 1 \mathrm{mV}\) or desired value.
Input offset adjustment will affect the offset drift by approximately \(3.1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} / \mathrm{mV}\) of offset that is trimmed. This effect can be greatly reduced by using the alternate offset adjust circuit shown inside the dashed line.
The output offset may be nulled or, alternately, the output can be level shifted with \(\mathbf{R}_{\mathbf{4}}, \mathbf{R}_{\mathbf{2}}\) and \(\mathbf{R}_{3}\) divide the wiper voltage of \(R_{4}\) down for increased sensitivity. Their ratio may be changed in order to increase the range of adjustment if desired. The buffer amplifier is required in
order to keep the impedance at pin 8 low so that the gain and common-mode rejection will not be disturbed.


FIGURE 2. Timing Diagrams.


FIGURE 3. Optional Input/Output Offset Adjust.

\section*{GUARD DRIVE}

Use of the guard drive connection in Figure 4 can improve system common-mode rejection when the


FIGURE 4. Guard Drive.
distributed capacitance of the input lines is significant. The common-mode voltage which appears on pin 4 is resistively derived from the output of the first stage amplifiers and has the value \(\left(\mathrm{E}_{1}-\mathrm{E}_{2}\right) / 2\). This voltage is used to drive the shield which preferably should extend up to and around the input pins 6 and 7. This configuration improves common-mode rejection by reducing the common-mode current flow. The buffer amplifier is used in order to supply more current than the internal \(20 \mathrm{k} \Omega\) resistors can provide so that the guard can accurately track the actual common-mode voltage.

\section*{TYPICAL APPLICATIONS}

The PGA200 and PGA201 are ideal for computercontrolled data acquisition systems as shown in Figure 5.


PGA200/201

FIGURE 5. Multiple Input Data Acquisition System With Various Input Ranges.

INFORAMTVON

\title{
Precision 4mA to 20mA CURRENT LOOP RECEIVER
}

\section*{FEATURES}
- COMPLETE 4-20mA to 0-5V CONVERSION
- INTEGRAL SENSE RESISTORS
- PRECISION 10V REFERENCE
- BUILT-IN LEVEL-SHIFTING
- \(\pm 40 \mathrm{~V}\) COMMON-MODE INPUT RANGE
- 0.1\% OVERALL CONVERSION ACCURACY
- HIGH NOISE IMMUNITY: 86dB CMR

\section*{DESCRIPTION}

The RCV420 is a precision current-loop receiver designed to convert a \(4-20 \mathrm{~mA}\) input signal into a \(0-5 \mathrm{~V}\) output signal. As a monolithic circuit, it offers high reliability at low cost. The circuit consists of a premium grade operational amplifier, an on-chip precision resistor network, and a precision 10V reference. The RCV420 features \(0.1 \%\) overall conversion accuracy, 86 dBCMR , and \(\pm 40 \mathrm{~V}\) common-mode input range.
The circuit introduces only a 1.5 V drop at full scale, which is useful in loops containing extra instrument burdens or in intrinsically safe applications where trans-

\section*{APPLICATIONS \\ PROCESS CONTROL \\ INDUSTRIAL CONTROL \\ FACTORY AUTOMATION \\ DATA ACQUISITION \\ SCADA \\ - RTUs \\ ESD \\ - MACHINE MONITORING}
mitter compliance voltage is at a premium. The 10 V reference provides a precise 10.00 V output with a typical drift of \(10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
The RCV420 is completely self-contained and offers a highly versatile function. No adjustments to gain, offset, and CMR are needed. This provides three important advantages over discrete, board-level designs: 1) lower initial design cost, 2) lower manufacturing cost, and 3 ) easy, cost-effective field repair of a precision circuit.


International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP . Telex: 66-6491 • FAX: (602) 889-1510

SPECIFICATIONS

\section*{ELECTRICAL}
\(\mathrm{T}=25^{\circ} \mathrm{C}\) and \(\pm \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{~V}\) unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{3}{|c|}{AG} & \multicolumn{3}{|c|}{BG} & \multicolumn{3}{|c|}{KP} & \\
\hline CHARACTERISTICS & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & UNITS \\
\hline \begin{tabular}{l}
GAIN \\
Initial \\
Error vs Temp Nonlinearity \({ }^{(1)}\)
\end{tabular} & & \[
\begin{gathered}
0.3125 \\
.015 \\
15 \\
0.0002
\end{gathered}
\] & \[
\begin{aligned}
& 0.05 \\
& 50.0 \\
& 0.001
\end{aligned}
\] & & ＊ & \[
\begin{aligned}
& 0.025 \\
& 25.0
\end{aligned}
\] & & ＊ &  & \begin{tabular}{l}
V／mA \\
\％ \\
ppm \(/{ }^{\circ} \mathrm{C}\) \\
\％
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT \\
Rated Voltage（ \(I_{0}=+10,-5 \mathrm{~mA}\) ） \\
Rated Current（ \(\mathrm{E}_{\mathrm{o}}=10 \mathrm{~V}\) ） \\
Impedance（Differential） \\
Current Limit（To Common） \\
Capacitive Load \\
（Stable Operation）
\end{tabular} & \[
\begin{gathered}
10 \\
+10,-5
\end{gathered}
\] & \[
\begin{gathered}
12 \\
0.01 \\
+49,-13 \\
1000
\end{gathered}
\] & & ＊ & ＊＊ & & ＊ & ＊ & & \begin{tabular}{l}
V \\
mA \\
\(\Omega\) \\
mA \\
pF
\end{tabular} \\
\hline \begin{tabular}{l}
INPUT \\
Sense Resistance Input Impedance（Common Mode） Common Mode Voltage CMR \({ }^{(2)}\) vs Temp（DC）（ \(T_{A}=T_{\text {MN }}\) to \(\left.T_{\text {max }}\right)\) AC 60 Hz
\end{tabular} & \[
\begin{gathered}
74.25 \\
74 \\
66
\end{gathered}
\] & \[
\begin{gathered}
75 \\
200 \\
\\
80 \\
75 \\
80
\end{gathered}
\] & \[
\begin{aligned}
& 75.75 \\
& \pm 40
\end{aligned}
\] & 86
\[
80
\] & \begin{tabular}{l}
94 \\
90 \\
94
\end{tabular} &  &  &  & & \[
\begin{aligned}
& \Omega \\
& \mathrm{k} \Omega \\
& \mathrm{v} \\
& \mathrm{~dB} \\
& \mathrm{~dB} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
OFFSET VOLTAGE（RTO）\({ }^{(3)}\) \\
Initial \\
vs Temp \\
vs Supply（ \(\pm 11.4 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) ） \\
vs Time
\end{tabular} & 74 & \[
\begin{array}{r}
15 \\
90 \\
200
\end{array}
\] & \[
\begin{gathered}
1 \\
50
\end{gathered}
\] & 80 & ， & \[
25
\] & ＊ & ＊ & ＊ & \begin{tabular}{l}
mV \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
dB \\
\(\mu \mathrm{V} / \mathrm{mo}\)
\end{tabular} \\
\hline \begin{tabular}{l}
ZERO ERROR \({ }^{(4)}\) \\
Initial vs Temp
\end{tabular} & & \[
\begin{gathered}
0.02 \\
20
\end{gathered}
\] & \[
\begin{gathered}
0.05 \\
60
\end{gathered}
\] & & ＊ & \[
\begin{gathered}
0.025 \\
30
\end{gathered}
\] & & ＊ & ＊ & \％ ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline OUTPUT NOISE VOLTAGE
\[
\begin{aligned}
& f_{\mathrm{B}}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{o}}=10 \mathrm{kHz}
\end{aligned}
\] & & \[
\begin{gathered}
50 \\
800
\end{gathered}
\] & & & ＊ & & & ＊ & & \begin{tabular}{l}
\(\mu \mathrm{Vp}-\mathrm{p}\) \\
\(\mathrm{nV} / \sqrt{\mathrm{Hz}}\)
\end{tabular} \\
\hline \begin{tabular}{l}
DYNAMIC RESPONSE \\
Gain Bandwidth \\
Full Power Bandwidth \\
Slew Rate \\
Settling Time（．01\％）
\end{tabular} & & \[
\begin{aligned}
& 150 \\
& 30 \\
& 1.5 \\
& 10
\end{aligned}
\] & & & ＊ & & & ＊ & & \begin{tabular}{l}
kHz \\
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{s}\)
\end{tabular} \\
\hline \begin{tabular}{l}
VOLTAGE REFERENCE \\
Output Voltage \\
Initial \\
Trim Range \({ }^{(5)}\) \\
vs Tempi（ \({ }^{(6)}\) \\
vs Supply（ \(\pm 11.4 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) ） \\
vs Output Current（ \(I_{0}=0\) to +10 mA ） \\
vs Time \\
Noise \((0.10 \mathrm{~Hz}\) to 10 Hz\()\) \\
Output Current
\end{tabular} & 9.995
\[
+10,-2
\] & \[
\begin{gathered}
\pm 5 \\
10 \\
.0005 \\
.0005 \\
25 \\
10
\end{gathered}
\] & \begin{tabular}{l}
10.005 \\
20
\end{tabular} &  & ＊ &  & ＊ &  & ＊ & \begin{tabular}{l}
V \\
\％ \\
ppm／\(/{ }^{\circ} \mathrm{C}\) \\
\％N \\
\％／mA \\
ppm／1kh \\
\(\mu \mathrm{Vp}-\mathrm{p}\) \\
mA
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Rated \\
Voltage Range \({ }^{(7)}\) \\
Quiescent Current（ \(\mathrm{V}_{\mathrm{o}}=\mathrm{OV}\) ）
\end{tabular} & \(\pm 11.4\) & \[
\begin{gathered}
\pm 15 \\
3
\end{gathered}
\] & \[
\begin{gathered}
\pm 18 \\
4
\end{gathered}
\] & ＊ &  & ＊ & ＊ &  & ＊ & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operation \\
Storage
\end{tabular} & \[
\begin{aligned}
& -25 \\
& -55 \\
& -65
\end{aligned}
\] & & \[
\begin{aligned}
& +85 \\
& +125 \\
& +150
\end{aligned}
\] & ＊ & & ＊ & \[
\begin{gathered}
0 \\
-25 \\
-40
\end{gathered}
\] & & \[
\begin{aligned}
& +70 \\
& +85 \\
& +85
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
＊Specification same as RCV420AG．
NOTES：（1）Nonlinearity is the max peak deviation from best fit straight line．（2）With 0 source impedance on Zero Adj pin．（3）With all inputs grounded including Ref In．（4）With 4 mA input signal and Voltage Reference connected（includes \(\mathrm{V}_{\mathrm{OS}}\) ，Gain Error，and Voltage Reference Errors）．（5）External trim slightly affects drift． （6）The＂box method＂is used to specify output voltage drift vs temperature．（7）\(I_{0}\) Ref \(=5 \mathrm{~mA}, \mathrm{I}_{0} R c v=2 \mathrm{~mA}\) ．

\section*{MECHANICAL}

\section*{G Package -16-Pin Hermetic DIP}


NOTE: Leads in true position within \(0.01^{\prime \prime}\) ( 0.25 mm ) R at MMC at seating plane. Pin numbers shown for reference only.
Numbers may not be marked on package.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|l|}{P Package-16 Pin Plastic DIP} \\
\hline \(\longrightarrow\) & & \multicolumn{2}{|l|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \multirow[t]{17}{*}{NOTE: Leads in true position within \(0.01^{\prime \prime}(0.25 \mathrm{~mm}) R\) at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.} \\
\hline \(\longrightarrow A_{1} \longrightarrow\) & DIM & MIN & MAX & MIN & MAX & \\
\hline  & A & . 740 & . 800 & 18.80 & 20.32 & \\
\hline - \(\frac{7}{4}\) & \(\mathrm{A}_{1}\) & . 725 & . 785 & 18.42 & 19.94 & \\
\hline - & B & . 230 & . 290 & 5.85 & 7.38 & \\
\hline \(\square \xrightarrow[1]{\square}\) & B1 & . 200 & . 250 & 5.09 & 6.36 & \\
\hline  & C & . 120 & . 200 & 3.05 & 5.09 & \\
\hline _Pin 1 & D & . 015 & . 023 & 0.38 & 0.59 & \\
\hline & F & . 030 & . 070 & 0.76 & 1.78 & \\
\hline \(\rightarrow p-F \quad t\) & G & \multicolumn{2}{|l|}{. 100 BASIC} & \multicolumn{2}{|l|}{2.54 BASIC} & \\
\hline  & H & 0.20 & 0.50 & 0.51 & 1.27 & \\
\hline \(\square 7 \square\) & J & . 008 & . 015 & 0.20 & 0.38 & \\
\hline  & K & . 070 & . 150 & 1.78 & 3.82 & \\
\hline - & L & \multicolumn{2}{|l|}{. 300 BASIC} & \multicolumn{2}{|l|}{7.63 BASIC} & \\
\hline  & M & \(0^{\circ}\) & \(15^{\circ}\) & \(0^{\circ}\) & \(15^{\circ}\) & \\
\hline  & N & . 010 & . 030 & 0.25 & 0.76 & \\
\hline _Seating & P & . 025 & . 050 & 0.64 & 1.27 & \\
\hline
\end{tabular}

\section*{ORDERING INFORMATION}
\begin{tabular}{|lll|}
\hline & RCV420 \\
Basic Model Number & \\
Performance Grade \\
A, B: \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
K: \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Package Code \\
G: 16 -pin Hermetic DIP & \\
P: 16-pin Plastic DIP & \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|}
\hline \multirow{13}{*}{} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}

PIN CONFIGURATION


\section*{Precision, Low Drift 4mA to 20 mA TWO-WIRE TRANSMITTER}

\section*{FEATURES}
- INSTRUMENTATION AMPLIFIER INPUT

Low Offset Voltage, \({ }^{25} \mu \mathrm{~V}\) max
Low Voltage Drift, \(0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) max
Low Nonlinearity, 0.01\% max
- TRUE TWO-WIRE OPERATION

Power and Signal on One Wire Pair Current Mode Signal Transmission High Noise Immunity
- DUAL MATCHED CURRENT SOURCES
- WIDE SUPPLY RANGE, 11.6V to 40 V
- \(40^{\circ} \mathrm{C}\) TO \(+85^{\circ} \mathrm{C}\) SPECIFICATION RANGE
- SMALL 14-PIN DIP PACKAGE

\section*{DESCRIPTION}

The XTR 100 is a microcircuit, 4 mA to 20 mA , twowire transmitter containing a high accuracy instrumentation amplifier (IA), a voltage controlled output current source, and dual-matched precision current references. This combination is ideally suited for remote signal conditioning of a wide variety of transducers such as thermocouples, RTD's, thermistors, and strain gauge bridges. State-of-the art design and laser-trimming, wide temperature range operation and small size make it very suitable for industrial process control applications.
The two-wire transmitter allows signal and power to be supplied on a single wire-pair by modulating the power supply current with the input signal source. The transmitter is immune to voltage drops from long runs and noise from motors, relays, actuators, switches, transformers, and industrial equipment. It can be used by OEMs producing transmitter modules

\section*{APPLICATIONS}
- INOUSTRIAL PROCESS CONTROL

Pressure Transmitters
Temperature Transmitters Millivolt Transmilters
- RESISTANCE BRIDGE INPUTS
- THERMOCOUPLE INPUTS
- RTD INPUTS
- CURRENT SHUNT (mV) INPUTS
- AUTOMATED MANUFACTURING
- POWER PLANT/ENERGY SYSTEM MONITORING
or by data acquisition system manufacturers. Also, the XTR 100 is generally very useful for low noise, current-mode signal transmission.


\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

At \(T_{A}=+25^{\circ} \mathrm{C},+\mathrm{VCC}=24 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=100 \Omega\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS/DESIGNATION} & \multicolumn{3}{|c|}{XTR100AM/AP} & \multicolumn{3}{|c|}{XTR100BM/BP} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{9}{|l|}{OUTPUT AND LOAD CHARACTERISTICS} \\
\hline \begin{tabular}{l}
Current \\
Current \\
Current Limit \\
Offset Current Error \\
Offset Current Error vs Temp \\
Full Scale Output Current Error \\
Power Supply Rejection \\
Power Supply Voltage \\
Load Resistance
\end{tabular} & \begin{tabular}{l}
Linear Operating Region \\
Derated Performance 10 min \\
los, \(10=4 \mathrm{~mA}\) \\
\(\Delta\) los/ \(\Delta T\) \\
Full Scale \(=20 \mathrm{~mA}\) \\
VCC, pins 7 \& 8, compliance(1) \\
At \(\mathrm{Vcc}=+24 \mathrm{~V}, 10=20 \mathrm{~mA}\) \\
At \(V_{c c}=+40 \mathrm{~V}, 10=20 \mathrm{~mA}\)
\end{tabular} & \[
\begin{gathered}
4 \\
3.8 \\
\\
\\
110 \\
+11.6
\end{gathered}
\] & \[
\begin{array}{r}
28 \\
\pm 1.5 \\
\pm 5 \\
\\
135
\end{array}
\] & \[
\begin{gathered}
20 \\
22 \\
38 \\
\pm 4 \\
\pm 10 \\
\pm 20 \\
\\
+40 \\
600 \\
1400
\end{gathered}
\] &  & ** & * & mA
mA
mA
\(\mu \mathrm{A}\)
\(\mathrm{ppm}, \mathrm{FS} /{ }^{\circ} \mathrm{C}\)
\(\mu \mathrm{A}\)
dB
VDC
\(\Omega\)
\(\Omega\) \\
\hline \multicolumn{9}{|l|}{SPAN} \\
\hline \begin{tabular}{l}
Equation \\
Untrimmed Error(2) \\
Nonlinearity \\
Hysteresis \\
Dead Band \\
Temperature Effects
\end{tabular} & Rs in \(\Omega, e_{1}\) and \(e_{2}\) in \(V\) ESPAN enonlinearity & & \[
\begin{gathered}
10=4 \mathrm{~mA}+ \\
-25 \\
0 \\
0 \\
30
\end{gathered}
\] & \[
\begin{gathered}
00160 \\
0 \\
001 \\
\\
\pm 100
\end{gathered}
\] & * \(40 / \mathrm{Rs}\) & \[
\left(\theta_{2}-\theta\right.
\] & * & \[
\begin{gathered}
\% \\
\% \\
\% \\
\% \\
\text { ppm } \% /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{INPUT CHARACTERISTICS} \\
\hline \begin{tabular}{l}
Impedance \\
Differential \\
Common-Mode \\
Voltage Range, Full Scale \\
Offset Voltage \\
vs Temperature \\
Bias Current \\
vs Temperature \\
Offset Current \\
vs Temperature \\
Common-Mode Rejection(4) \\
Common-Mode Range
\end{tabular} &  & \begin{tabular}{l}
\[
0
\] \\
90 \\
4
\end{tabular} & \[
\begin{gathered}
0.4 \| 0.047 \\
10 \| 180 \\
\\
\\
\pm 0.7 \\
60 \\
030 \\
10 \\
01 \\
100
\end{gathered}
\] & \[
\begin{gathered}
1 \\
\pm 50 \\
\pm 1 \\
150 \\
1 \\
\pm 30 \\
0.3 \\
\\
6
\end{gathered}
\] & * & \[
\pm 0.25
\] & \(*\)
\(\pm 25\)
\(\pm 05\)
\(*\)
\(*\)
\(\pm 20\)
\(*\) & \(G \Omega \| \mu \mathrm{F}\) \(G \Omega \| p F\) V \(\mu \mathrm{V}\) \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) nA \(n A /{ }^{\circ} \mathrm{C}\) nA \(n A /{ }^{\circ} \mathrm{C}\) dB V \\
\hline \multicolumn{9}{|l|}{CURRENT SOURCES} \\
\hline \begin{tabular}{l}
Magnitude \\
Accuracy \\
vs Temperature \\
vs Time \\
Ratıo Match \\
Accuracy \\
vs Temperature \\
vs Time \\
Output Impedance
\end{tabular} & \begin{tabular}{l}
\[
\begin{gathered}
\text { Vcc }=24 \mathrm{~V}, \mathrm{~V}_{\text {PIN } 8}-\mathrm{VPIN}_{\text {PIN }} 10,11= \\
19 \mathrm{~V}, \mathrm{R}_{2}=5 \mathrm{k} \Omega, \text { FIg } 3
\end{gathered}
\] \\
Trackıng 1-Iref1/Iref2
\end{tabular} & 10 & \[
\begin{gathered}
1 \\
\pm 0.03 \\
\pm 8 \\
\pm 0006 \\
\pm 1 \\
20
\end{gathered}
\] & \[
\begin{gathered}
\pm 0.1 \\
\pm 30 \\
\pm 002 \\
\pm 15
\end{gathered}
\] & * & \[
\pm 0.015
\] & \[
\begin{gathered}
\pm 0.05 \\
* \\
* \\
10
\end{gathered}
\] & \begin{tabular}{l}
mA \\
\% \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ppm/mo. \\
\% ppm \(/{ }^{\circ} \mathrm{C}\) ppm/mo \(\mathrm{M} \Omega\)
\end{tabular} \\
\hline \multicolumn{9}{|l|}{TEMPERATURE RANGE} \\
\hline \begin{tabular}{l}
Specification \\
Operating (AM, BM) \\
(AP, BP) \\
Storage \\
(AM, BM) \\
(AP, BP)
\end{tabular} & & \[
\begin{aligned}
& -40 \\
& -55 \\
& -40 \\
& -55 \\
& -40
\end{aligned}
\] & & \[
\begin{gathered}
+85 \\
+125 \\
+85 \\
+165 \\
+85
\end{gathered}
\] & *** & & * & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
*Same as XTR100AM/AP

\section*{NOTES}

1 See Typical Performance Curves
2. Span error shown is untrimmed and may be adjusted to zero
3. \(e_{1}\) and \(e_{2}\) are signals on the \(-\mathbb{N}\) and \(+i N\) terminals with respect to the output, pin 7 . While the maxımum permissible \(\Delta e\) is 1 V , it is primarily intended for much lower input signal levels, e.g., 10 mV or 50 mV full scale for the XTR100A and XTR100B grades respectively. 2 mV FS is also possible with the B grade; but accuracy will degrade due to possible errors in the low valùe span resistance and very high amplification of offset, drift, and noise.
4. Offset voltage is trimmed with the application of a 5 V common-mode voltage. Thus the associated common-mode error is removed See Application Information section.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|lr|}
\hline & \\
& \\
Power Supply, Vcc & 40 V \\
Input Voltage, et, or e2 & \(\geq \mathrm{Vout}, \leq+\mathrm{VcC}\) \\
Storage Temperature Range, metal & \(-55^{\circ} \mathrm{C}\) to \(+165^{\circ} \mathrm{C}\) \\
Storage Temperature Range, plastic & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Lead Temperature (soldering 10 seconds) & \(+300^{\circ} \mathrm{C}\) \\
Output Short-circuit Duration & Continuous to ground \\
Junction Temperature & \(+165^{\circ} \mathrm{C}\) \\
& \\
& \\
\hline
\end{tabular}

PIN DESIGNATIONS


\section*{MECHANICAL}


\section*{TYPICAL PERFORMANCE CURVES}
( \(T_{A}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=24 \mathrm{VDC}\) unless otherwise noted)



FULL SCALE INPUT VOLTAGE VS RS



\section*{THEORY OF OPERATION}

A simplified schematic of the XTR 100 is shown in Figure 1. Basically the amplifiers, \(A_{1}\) and \(A_{2}\), act as an instrumentation amplifier controlling a current source, \(A_{3}\) and \(Q_{1}\). Operation is determined by an internal feedback loop. \(e_{1}\) applied to pin 3 will also appear at pin 5 and similarly \(e_{2}\) will appear at pin 6 . Therefore the current in \(R_{s}\), the span setting resistor, will be \(I_{S}=\left(e_{2}-e_{1}\right) / R_{S}=\) \(\mathrm{e}_{\mathrm{IN}} / \mathrm{R}_{\mathrm{s}}\). This current combines with the current, \(\mathrm{I}_{3}\), to form \(I_{1}\). The circuit is configured such that \(I_{2}\) is 19 times \(I_{1}\). From this point the derivation of the transfer function is straightforward but lengthy. The result is shown in Figure 1.
Examination of the transfer function shows that \(I_{O}\) has a lower range-limit of 4 mA when \(\mathrm{e}_{\mathrm{IN}}=\mathrm{e}_{2}-\mathrm{e}_{1}=0 \mathrm{~V}\). This 4 mA is composed of 2 mA quiescent current exiting pin 7 plus 2 mA from the current sources. The upper range limit of \(I_{O}\) is set to 20 mA by the proper selection of \(R_{S}\) based on the upper range limit of \(e_{\text {IN }}\). Specifically \(R_{S}\) is chosen for a 16 mA output current span for the given full scale input voltage span; i.e., \(\left(0.016 U+40 / R_{s}\right)\left(e_{\text {IN }}\right.\) full scale \()\) \(=16 \mathrm{~mA}\). Note that since \(I_{o}\) is unipolar \(e_{2}\) must be kept larger than \(e_{1}\); i.e., \(e_{2} \geqslant e_{1}\) or \(e_{\text {IN }} \geqslant 0\). Also note that in order not to exceed the output upper range limit of 20 mA , \(\mathrm{e}_{\text {IN }}\) must be kept less than 1 V when \(\mathrm{R}_{\mathrm{s}}=\infty\) and proportionately less as \(R_{S}\) is reduced.


FIGURE 1. Simplified Schematic of the XTR 100.

\section*{INSTALLATION AND OPERATING INSTRUCTIONS}

Major points to consider when designing with the XTR100:
1. The leads to \(\mathrm{R}_{\mathrm{s}}\) should be kept as short as possible to reduce noise pick-up and parasitic resistance.
2. \(+\mathrm{V}_{\mathrm{CC}}\) should be bypassed with a \(0.01 \mu \mathrm{~F}\) capacitor as close to the unit at possible (pin 8 to 7 ).
3. Always keep the input voltages within their range of linear operation
\[
\begin{aligned}
& +4 V \leqslant e_{1} \leqslant+6 V \\
& +4 V \leqslant e_{2} \leqslant+6 V
\end{aligned}
\]
( \(e_{1}\) and \(e_{2}\) measured with respect to pin 7).
4. The maximum input signal level ( \(\mathrm{e}_{\mathrm{IN}_{\mathrm{FS}}}\) ) is IV with \(\mathbf{R}_{\mathrm{s}}=\infty\) and proportionally less as \(\mathbf{R}_{\mathrm{s}}\) decreases.
5. Always return the current references (pins 10 and 11) to the output (pin 7) through an appropriate resistor. If the references are not used for biasing or excitation connect them together and through a \(1 \mathrm{k} \Omega\) resistor to pin 7. Each reference must have between +1 V and \(+\left(V_{c c}-4 V\right)\) with respect to pin 7. Filter with one \(0.01 \mu \mathrm{~F}\) or two \(0.0047 \mu \mathrm{~F}\) capacitors.
6. Always choose \(R_{L}\) (including line resistance) so that the voltage between pins 7 and \(8\left(+V_{c c}\right)\) remains within the 11.6 V to 40 V range as the output changes between the 4 mA to 20 mA range (see Figure 2).
7. It is recommended that a reverse polarity protection diode ( \(D_{1}\) in Figure 1) be used. This will prevent damage to the XTR 100 caused by momentary (e.g., transient) or long term application of the wrong polarity of voltage between pins 7 and 8.
8. When the XTR 100 is in high gain, use a compensation capacitor, pins 12 and 13, and consider PC board layout which minimizes parasitic capacitance.


FIGURE 2. Power Supply Operating Range.

\section*{SELECTING \(\mathbf{R}_{\mathbf{S}}\)}
\(R_{\text {SPAN }}\) is chosen so that a given full scale input span \(\mathrm{e}_{\mathrm{IN}_{\mathrm{FS}}}\) will result in the desired full scale output span of \(\Delta \mathrm{I}_{\mathrm{OFS}}\), \(\left[(0.016 U)+\left(40 / R_{s)}\right] \Delta \mathrm{e}_{\mathrm{IN}}=\Delta \mathrm{I}_{\mathrm{O}}=16 \mathrm{~mA}\right.\).

Solving for \(\mathrm{R}_{\mathrm{s}}\);
\[
\begin{equation*}
R_{\mathrm{s}}=\frac{40}{\Delta I_{\mathrm{O}} / \Delta e-0.016 U} \tag{1}
\end{equation*}
\]

For example, if \(\Delta \mathrm{e}_{\mathrm{IN}_{\mathrm{FS}}}=100 \mathrm{mV}\) for \(\Delta \mathrm{I}_{\mathrm{o}_{\mathrm{FS}}}=16 \mathrm{~mA}\)
\(R_{S}=\frac{40}{(16 \mathrm{~mA} / 100 \mathrm{mV})}=\frac{40}{0.16-0.016}=\frac{40}{0.144}=278 \Omega\)

See Typical Performance Curves for a plot of Rs vs \(\Delta \mathrm{e}_{\mathrm{IN}}^{\mathrm{Fs}}\), . Note that in order not to exceed the 20 mA upper range limit \(\mathrm{e}_{\mathrm{IN}_{\mathrm{N}}}\) must be less than IV when \(\mathrm{R}_{\mathrm{s}}=\underline{\infty}\) and proportionately smaller as Rs decreases.

\section*{BIASING THE INPUTS}

The internal circuitry of the XTR 100 is such that both \(\mathrm{e}_{1}\) and \(e_{2}\) must be kept approximately 5 V above the voltage at pin 7. This is easily done by using one or both current sources and an external resistor \(\mathbf{R}_{2}\). Figure 3 shows the simplest case - a floating voltage source \(\mathrm{e}_{2}^{\prime}\). The 2 mA from the current sources flows through the \(2.5 \mathrm{k} \Omega\) value of \(R_{2}\) and both \(e_{1}\) and \(e_{2}\) are raised by the required 5 V with respect to pin 7. For linear operation the constraint is
\[
\begin{aligned}
& +4 V \leqslant e_{1} \leqslant+6 V \\
& +4 V \leqslant e_{2} \leqslant+6 V
\end{aligned}
\]


FIGURE 3. Basic Connection for Floating Voltage Source.

Figure 4 shows a similar connection for a resistive transducer. The transducer could be excited either by one (as shown) or both current sources.


FIGURE 4. Basic Connection for Resistive Source.

\section*{CMV AND CMR}

Thus the XTR 100 is designed to operate with a nominal 5 V common-mode voltage at the input and will function properly with either input operating over the range of 4 V to 6 V with respect to pin 7 . The error caused by the 5 V CMV is already included in the accuracy specifications. If the inputs are biased at some other CMV then an input offset error term is (CMV - 5)/CMRR; CMR is in dB , CMRR is in \(V / V\).

\section*{SIGNAL SUPPRESSION AND ELEVATION}

In some applications it is desired to have suppressed zero range (input signal elevation) or elevated zero range (input signal suppression). This is easily accomplished with the XTR 100 by using the current sources to create the suppression/elevation voltage. The basic concept is shown in Figures 5 and 6(a). In this example the sensor voltage is derived from \(\mathrm{R}_{\mathrm{T}}\) (a thermistor, RTD or other variable resistance element) excited by one of the 1 mA current sources. The other current source is used to create the elevated zero range voltage. Figures 6(b), (c) and (d) show some of the possible circuit variations. These circuits have the desirable feature of noninteractive span and suppression/elevation adjustments. Note: It is not recommended to use the optional offset voltage null (pins 1,2 , and 14) for elevation/suppression. This trim capability is used only to null the amplifier's input offset voltage. In many applications the already low offset voltage (typically \(20 \mu \mathrm{~V}\) ) will not need to be nulled at all. Adjusting the offset voltage to nonzero values will disturb the voltage drift by \(\pm 0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) per \(100 \mu \mathrm{~V}\) of induced offset.


FIGURE 5. Elevation and Suppression Graph.


FIGURE 6. Elevation and Suppression Circuits.

\section*{APPLICATION INFORMATION}

The small size, low offset voltage and drift, excellent linearity, and internal precision current sources, make the XTR 100 ideal for a variety of two-wire transmitter applications. It can be used by OEM's producing different types of transducer transmitter modules and by data acquisition systems manufacturers who gather transducer data. Current mode transmission greatly reduces noise
interference. The two-wire nature of the device allows economical signal conditioning at the transducer. Thus the XTR 100 is, in general, very suitable for individualized and special purpose applications.
EXAMPLE 1 - RTD Transducer shown in Figure 7. Given a process with temperature limits of \(+25^{\circ} \mathrm{C}\) and \(+150^{\circ} \mathrm{C}\), configure the XTR 100 to measure the temperature with a platinum RTD which produces \(100 \Omega\) at \(0^{\circ} \mathrm{C}\) and \(200 \Omega\) at \(+266^{\circ} \mathrm{C}\) (obtained from standard RTD tables). Transmit 4 mA for \(+25^{\circ} \mathrm{C}\) and 20 mA for \(+150^{\circ} \mathrm{C}\). Computing \(\mathrm{R}_{\mathrm{s}}\).
The sensitivity of the RTD is \(\Delta \mathrm{R} / \Delta \mathrm{T}=100 \Omega / 266^{\circ} \mathrm{C}\). When excited with a 1 mA current source for a \(25^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) range (i.e., \(125^{\circ} \mathrm{C}\) span) the span of \(\mathrm{e}_{\text {IN }}\) is 1 mA x \(\left(100 \Omega / 266^{\circ} \mathrm{C}\right) \times 125^{\circ} \mathrm{C}=47 \mathrm{mV}=\Delta \mathrm{e}_{\mathrm{IN}}\).
\[
\begin{aligned}
& \text { From equation } 1, \mathrm{R}_{\mathrm{s}}=\frac{40}{\frac{\Delta \mathrm{I}_{\mathrm{O}}}{\Delta \mathrm{e}_{\mathrm{ln}}}-0.016 \mho} \\
& \mathrm{R}_{\mathrm{S}}=\frac{40}{\frac{16 \mathrm{~mA}}{47 \mathrm{mV}}-0.016 \mho}=\frac{40}{0.3244}=123.3 \Omega
\end{aligned}
\]

Span adjustment (calibration) is accomplished by trimming Rs.
Computing \(\mathrm{R}_{4}\) :
\[
\text { At } \begin{aligned}
25^{\circ} \mathrm{C}, \mathrm{e}^{\prime}{ }_{2} & =1 \mathrm{~mA} \times\left[100 \Omega+\left(\frac{100 \Omega}{266^{\circ} \mathrm{C}} \times 25^{\circ} \mathrm{C}\right)\right] \\
& =1 \mathrm{~mA} \times 109.4 \Omega \\
& =109.4 \mathrm{mV}
\end{aligned}
\]

In order to make the lower range limit of \(25^{\circ} \mathrm{C}\) correspond to the output lower range limit of 4 mA the input circuitry shown in Figure 7 is used.
\[
\begin{aligned}
& \mathrm{e}_{\mathrm{IN}} \text { is made } 0 \text { at } 25^{\circ} \mathrm{C} \\
& \text { or } \mathrm{e}_{2}^{\prime}{ }_{25^{\circ} \mathrm{C}}-\mathrm{V}_{4}=0 \\
& \text { thus, } \mathrm{V}_{4}=\mathrm{e}_{2}^{\prime}{ }_{25^{\circ} \mathrm{C}}=109.4 \mathrm{mV} \\
& \mathrm{R}_{4}=\frac{\mathrm{V}_{4}}{\operatorname{lmA}}=\frac{109.4 \mathrm{mV}}{\operatorname{lmA}}=109.4 \Omega
\end{aligned}
\]

Computing \(\mathrm{R}_{2}\) and checking CMV:
At \(25^{\circ} \mathrm{C}, \mathrm{e}_{2}^{\prime}=109.4 \mathrm{mV}\)
At \(150^{\circ} \mathrm{C}, \mathrm{e}_{2}^{\prime}=\operatorname{lmA} \times\left[100 \Omega+\left(\frac{100 \Omega}{266^{\circ} \mathrm{C}} \times 150^{\circ} \mathrm{C}\right)\right]\)
\[
=156.4 \mathrm{mV}
\]

Since both \(\mathrm{e}_{2}^{\prime}\) and \(\mathrm{V}_{4}\) are small relative to the desired 5 V common-mode voltage they may be ignored in computing \(R_{2}\) as long as the CMV is met.
\[
\left.\begin{array}{rl}
\mathrm{R}_{2} & =5 \mathrm{~V} / 2 \mathrm{~mA}=2.5 \mathrm{k} \Omega \\
\mathrm{e}_{2} \min & =5 \mathrm{~V}+0.1094 \mathrm{~V} \\
\mathrm{e}_{2} \max & =5 \mathrm{~V}+0.1564 \mathrm{~V} \\
\mathrm{e}_{1} & =5 \mathrm{~V}+0.1094 \mathrm{~V}
\end{array}\right\} \quad \begin{aligned}
& \text { The }+4 \mathrm{~V} \text { to }+6 \mathrm{~V} \text { CMV } \\
& \text { requirement is met. }
\end{aligned}
\]


FIGURE 7. Circuit for Example 1.
EXAMPLE 2 - Thermocouple Transducer shown in Figure 8. Given a process with temperature ( \(\mathrm{T}_{1}\) ) limits of \(0^{\circ} \mathrm{C}\) and \(+1000^{\circ} \mathrm{C}\), configure the XTR 100 to measure the temperature with a type J thermocouple that produces a 58 mV change for \(1000^{\circ} \mathrm{C}\) change. Use a semiconductor diode for a cold junction compensation to make the measurement relative to \(0^{\circ} \mathrm{C}\). This is accomplished by supplying a compensating voltage, \(\mathrm{V}_{\mathrm{R} 6}\), equal to that normally produced by the thermocouple with its "cold junction" \(\left(\mathrm{T}_{2}\right)\) at ambient. At a typical ambient of \(+25^{\circ} \mathrm{C}\) this is 1.28 mV (obtained from standard thermocouple tables with reference junction of \(0^{\circ} \mathrm{C}\) ). Transmit 4 mA for \(\mathrm{T}_{1}=0^{\circ} \mathrm{C}\) and 20 mA for \(\mathrm{T}_{1}=+1000^{\circ} \mathrm{C}\). Note: \(\mathrm{e}_{1 \mathrm{~N}}=\mathrm{e}_{2}-\mathrm{e}_{1}\) indicates that \(T_{1}\) is relative to \(T_{2}\).
Establishing \(R_{s}\) :
The input full scale span is \(58 \mathrm{mV}\left(\Delta \mathrm{e}_{\mathrm{IN}_{\mathrm{FS}}}=58 \mathrm{mV}\right)\).
\(R_{s}\) is found from equation (1)
\[
\begin{aligned}
\mathrm{R}_{\mathrm{S}} & =\frac{40}{\frac{\Delta \mathrm{I}_{\mathrm{O}}}{\Delta \mathrm{e}_{\mathrm{IN}}}-0.016 \mho} \\
& =\frac{40}{\frac{16 \mathrm{~mA}}{58 \mathrm{mV}}-0.016 \mathrm{U}}=\frac{40}{0.2599} \\
\mathrm{R}_{\mathrm{S}} & =153.9 \Omega
\end{aligned}
\]

\section*{Selecting \(\mathrm{R}_{4}\) :}
\(\mathrm{R}_{4}\) is chosen to make the output 4 mA at \(\mathrm{T}_{\mathrm{TC}}=0^{\circ} \mathrm{C}\left(\mathrm{V}_{\mathrm{TC}}=\right.\) \(-1.28 \mathrm{mV})\) and \(\mathrm{T}_{\mathrm{D}}=25^{\circ} \mathrm{C}\left(\mathrm{V}_{\mathrm{D}}=0.6 \mathrm{~V}\right)\). A circuit is shown in Figure 8.
\(\mathrm{V}_{\mathrm{TC}}\) will be -1.28 mV when \(\mathrm{T}_{\mathrm{TC}}=0^{\circ} \mathrm{C}\) and the reference juntion is at \(+25^{\circ} \mathrm{C}\). \(\mathrm{e}_{1}\) must be computed for the condition of \(T_{D}=+25^{\circ} \mathrm{C}\) to make \(\mathrm{e}_{\text {IN }}=0 \mathrm{~V}\).
\[
\begin{array}{ll}
\mathrm{V}_{\mathrm{D}_{25^{\circ} \mathrm{C}}} & =600 \mathrm{mV} . \\
\mathrm{e}_{\mathrm{I}_{25} \mathrm{C}} & =600 \mathrm{mV} \times 51 / 2051=14.9 \mathrm{mV} \\
\mathrm{e}_{\mathrm{IN}} & =\mathrm{e}_{2}-\mathrm{e}_{1}=+\mathrm{V}_{\mathrm{TC}}+\mathrm{V}_{4}-\mathrm{e}_{1} \\
\text { with } \mathrm{e}_{\mathrm{IN}} & =0 \text { and } \mathrm{V}_{\mathrm{TC}}=-1.28 \mathrm{mV} \\
\mathrm{~V}_{4} & =\mathrm{e}_{1}+\mathrm{e}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{TC}}=14.9 \mathrm{mV}+0 \mathrm{~V}-(-1.28 \mathrm{mV}) \\
\operatorname{lmA} \times \mathrm{R}_{4} & =16.18 \mathrm{mV} \\
\mathrm{R}_{4} & =16.18 \Omega
\end{array}
\]


FIGURE 8. Thermocouple Input Circuit with Two Temperature Regions and Diode (D) Cold Junction Compensation.

Cold Junction Compensation:
The temperature reference circuit is shown in Figure 9.


FIGURE 9. Cold Junction Compensation Circuit.

The diode voltage has the form
\[
V_{D}=\frac{K T}{q} \ln \frac{I_{\text {DIODE }}}{I_{S A T}}
\]

Typically at \(\mathrm{T}_{2}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{D}}=0.6 \mathrm{~V}\) and \(\Delta \mathrm{V}_{\mathrm{D}} / \Delta \mathrm{T}=\) \(-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}\). \(\mathrm{R}_{5}\) and \(\mathrm{R}_{6}\) form a voltage divider for the diode voltage \(V_{D}\). The divider values are selected so that the gradient \(\Delta V_{D} / \Delta T\) equals the gradient of the thermocouple at the reference temperature. At \(25^{\circ} \mathrm{C}\) this is approximately \(52 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) (obtained from standard thermocouple table) therefore,
\[
\begin{align*}
& \Delta \mathrm{V}_{\mathrm{TC}} / \Delta \mathrm{T}=\Delta \mathrm{V}_{\mathrm{D}} / \Delta \mathrm{T}\left(\frac{\mathrm{R}_{6}}{\mathrm{R}_{5}+\mathrm{R}_{6}}\right)  \tag{2}\\
& 52 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}=2000 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\left(\frac{\mathrm{R}_{6}}{\mathrm{R}_{5}+\mathrm{R}_{6}}\right)
\end{align*}
\]

\section*{OPTIONAL INPUT OFFSET VOLTAGE TRIM}

The XTR 100 has provisions for nulling the input offset voltage associated with the input amplifiers. In many applications the already low offset voltage \((25 \mu \mathrm{~V} \max\) for the B grade, \(50 \mu \mathrm{~V}\) max for the A grade) will not need to be nulled at all. The null adjustment can be done with a potentiometer at pins 1, 2, and 14 as shown in Figures 3 and 4. Either of these two circuits may be used. NOTE: It is not recommended to use this input offset voltage nulling capability for elevation or suppression. See the Signal Suppression and Elevation section for the proper techniques.

\section*{OPTIONAL BANDWIDTH CONTROL}

Low-pass filtering is recommmended where possible and can be done by either one of two techniques shown in Figure \(10 . C_{2}\) connect to pins 3 and 4 will reduce the bandwidth with a cutoff frequency given by,
\[
\mathrm{f}_{\mathrm{co}}=\frac{1.59 \times 10}{\left(\mathrm{R}_{1}+\mathrm{R}_{2}+\mathrm{R}_{3}+\mathrm{R}_{4}\right)\left(\mathrm{C}_{2}+0.047 \mu \mathrm{~F}\right)}
\]
with \(f_{C O}\) in Hz , all \(\mathrm{R}_{\mathrm{s}}\) in \(\Omega\) and \(\mathrm{C}_{2}\) in \(\mu \mathrm{F}\). This method has the disadvantage of having \(f_{C O}\) vary with \(R_{1}, \mathbf{R}_{2}, \mathbf{R}_{3}, \mathbf{R}_{4}\), and it may require large values of \(R_{3}\) and \(R_{4}\). The other method, using \(C_{1}\) will use smaller values of capacitance and is not a function of the input resistors. It is however, more subject to nonlinear distortion caused by slew rate limiting. This is normally not a problem with the slow signals associated with most process control transducers. The relationship between \(\mathrm{C}_{1}\) and \(\mathrm{f}_{\mathrm{co}}\) is shown in the Typical Performance Curves.


FIGURE 10. Optional Filtering.

\section*{APPLICATION CIRCUITS}


FIGURE 11. XTR 100 with Loop-powered Isolation.


FIGURE 12. Bridge Input, Voltage Excitation.


FIGURE 13. Bridge Input, Current Excitation.


FIGURE 14. Thermocouple Input with RTD Cold Junction Compensation.


FIGURE 15. Thermocouple Input with
Diode Cold Junction Compensation.


FIGURE 16. Thermocouple Input with RTD Cold Junction Compensation.


FIGURE 17.0 mA to 20 mA Output Converter.

\section*{DETAILED ERROR ANALYSIS}

The ideal output current is
1o) IDE. \(_{1 /}=4 \mathrm{~mA}+\mathrm{K}_{\mathrm{IN}}\)
K is the span (gain) term, \((0.016 \mathrm{~mA} / \mathrm{mV})+\left(40 / \mathrm{R}_{\mathrm{s}}\right)\)
The nature of the XTR 100 circuit is such that there are three major components of error
\(\sigma_{\odot}=\) error associated with the output stage.
\(\sigma_{\varsigma}=\) errors associated with span adjustment.
\(\sigma_{1}=\) errors associated with input stage.
The transfer function including these errors is
\[
\begin{equation*}
\mathrm{I}_{\mathrm{O} \text { A }(\mathrm{IUAL}}=\left(4 \mathrm{~mA}+\sigma_{\mathrm{O}}\right)+\mathrm{K}\left(1+\sigma_{\mathrm{S}}\right)\left(\mathrm{e}_{\mathrm{IN}}+\sigma_{\mathrm{I}}\right) \tag{4}
\end{equation*}
\]

When this expression is expanded, second order terms ( \(\sigma\) s \(\sigma_{I}\) ) dropped, and terms collected, the result is
\(\mathrm{i}_{\mathrm{O}}\) actual \(=\left(4 \mathrm{~mA}+\sigma_{\mathrm{O}}\right)+\mathrm{K} \mathrm{e}_{\mathrm{IN}}\) "K \(\sigma_{1}+\mathrm{K} \sigma_{\mathrm{S}} \mathrm{e}_{\mathrm{IN}}\)

The error in the output current is io actual - io ideal and can be found by subtracting equations (5) and (3).
\[
\begin{equation*}
\mathrm{i}_{\mathrm{O} \text { ERROR }}=\sigma_{\mathrm{O}}+K \sigma_{\mathrm{S}}+\mathrm{K} \sigma_{\mathrm{S}} \mathrm{e}_{\mathrm{IN}} \tag{6}
\end{equation*}
\]

This is a general error expression. The composition of each component of error depends on the circuitry inside the XTR 100 and the particular circuit in which it is applied. The circuit of Figure 7 will be used to illustrate the principles.
\[
\begin{equation*}
\sigma_{\mathrm{O}}=\mathrm{I}_{\mathrm{O}}^{\mathrm{RTO}} \tag{7}
\end{equation*}
\]

For the circuit of Figure 7,
\[
\begin{align*}
\sigma_{\mathrm{I}} & =\mathrm{V}_{\mathrm{OSI}}+\left[\mathrm{I}_{\mathrm{B} 1} \mathrm{R}_{\mathrm{T}}-\mathrm{I}_{\mathrm{B} 2} \mathrm{R}_{4}\right]+\frac{\Delta \mathrm{V}_{\mathrm{CC}}}{\operatorname{PSRR}}  \tag{8}\\
& +\frac{\left(\mathrm{e}_{1}+\mathrm{e}_{2}\right) / 2-5 \mathrm{~V}}{\mathrm{CMRR}}
\end{align*}
\]
\[
\begin{aligned}
& \sigma_{\mathrm{I}}=25 \mu \mathrm{~V}+(150 \mathrm{nA} \times 0+30 \mathrm{nA} \times 109 \Omega) \\
&+\frac{2120 \mathrm{mV}}{3.16 \times 10^{5}}+\frac{0}{31.6 \times 10^{3}} \\
&=25 \mu \mathrm{~V}+3.27 \mu \mathrm{~V}+6.7 \mu \mathrm{~V}+0 \\
&=34.97 \\
& \sigma_{\mathrm{S}}=\epsilon_{\text {NONLIN }}+\epsilon_{\text {SPAN }} \\
&=0.0001+0\left(\text { assumes trim of } \mathrm{R}_{\mathrm{S}}\right) \\
& \text { io error }=\sigma_{\mathrm{O}}+\mathrm{K} \sigma_{\mathrm{I}}+\mathrm{K} \sigma_{\mathrm{S}} \mathrm{e}_{\mathrm{IN}}
\end{aligned}
\]
\[
\begin{aligned}
& \mathrm{K}=0.016+\frac{40}{\mathrm{R}_{\mathrm{S}}}=0.016+\frac{40}{123.3 \Omega}=0.341 \mathrm{U} \\
& \mathrm{e}_{\mathrm{IN}}=\mathrm{e}_{2}-\mathrm{V}_{4}=\mathrm{I}_{\mathrm{REF} 1} \mathrm{R}_{\mathrm{T}_{25^{\prime} \mathrm{C}}-I_{\mathrm{REF} 2} \mathrm{R}_{4}} \\
& \text { since } \mathrm{R}_{\mathrm{T}}{ }_{25^{\circ} \mathrm{C}}=\mathrm{R}_{4} \\
& \mathrm{e}_{\mathrm{IN}}=\left(\mathrm{I}_{\mathrm{REF} 1}-\mathrm{I}_{\mathrm{REF} 2}\right) \mathrm{R}_{4}=0.1 \mu \mathrm{~A} \times 109 \Omega=10.9 \mu \mathrm{~V}
\end{aligned}
\]

Since the maximum mismatch of the current references is \(0.01 \%\) of \(1 \mathrm{~mA}=0.1 \mu \mathrm{~A}\)
\[
\begin{aligned}
& \text { io error }=4 \mu \mathrm{~A}+(0.34 \mho \times 34.97)+(0.341 \times 0.0001) \\
& \times 10.9 \mu \mathrm{~V}=4 \mu \mathrm{~A}+11.89 \mu \mathrm{~A}+0.0004 \mu \mathrm{~A}=15.89 \mu \mathrm{~A}
\end{aligned}
\]
\[
\% \text { error }=\frac{15.89}{4 \mathrm{~mA}} \times 100 \%=0.4 \text { at lower range value. }
\]
B. At the upper range value ( \(\mathrm{T}=150^{\circ} \mathrm{C}\) )
\[
\begin{align*}
& \Delta \mathrm{R}=\mathrm{R}_{\mathrm{T}_{150^{\circ} \mathrm{C}}-\mathrm{R}_{4}=156.4-109.4=47 \Omega} \\
& \Delta V_{\mathrm{CC}}=24 \times 0.005+20 \mathrm{~mA}(250 \Omega+100 \Omega)+0.6 \\
& =7720 \mathrm{mV} \\
& \mathrm{e}_{1}=5.109 \mathrm{~V} \\
& \mathrm{e}_{2}=(2 \mathrm{~mA} \times 2.5 \mathrm{k} \Omega)+(1 \mathrm{~mA} \times 156.4 \Omega)=5.156 \mathrm{~V} \\
& \left(e_{1} e_{2}\right) / 2-5 V \approx 0 \\
& \Delta \mathrm{R}=-\mathrm{R}_{\mathrm{I}_{150^{\circ} \mathrm{C}}}+\mathrm{R}_{4}=156.4-109=47 \Omega \\
& \sigma_{0}=4 \mu \mathrm{~A} \\
& \sigma_{1}=25 \mu \mathrm{~V}+(150 \mathrm{nA} \times 47 \Omega+30 \mathrm{nA} \times 109 \Omega) \\
& +\frac{7720 \mathrm{mV}}{3.16 \times 10^{5}}+\frac{0}{31.6 \times 10^{3}} \\
& =25 \mu \mathrm{~V}+10.33 \mu \mathrm{~V}+24 \mu \mathrm{VF}=59.33 \mu \mathrm{~V} \\
& \sigma_{\mathrm{S}}=0.0001 \\
& \mathrm{e}_{\mathrm{IN}}=\mathrm{e}_{2}^{\prime}-\mathrm{V}_{4}=\mathrm{I}_{\text {REF1 }} \mathrm{R}_{\mathrm{T}}{ }_{\text {I } 50^{\circ} \mathrm{C}}-\mathrm{I}_{\mathrm{REF} 2} \mathrm{R}_{4} \\
& =(\operatorname{lmA} \times 156.4 \Omega)-(\operatorname{lmA}-109 \Omega) \\
& =47 \mathrm{mV} \text {. } \\
& i_{\text {o }}^{\text {ERROR }}=\sigma_{\mathrm{O}}+\mathrm{K} \sigma_{\mathrm{I}}+\mathrm{K} \sigma_{\mathrm{S}} \times \mathrm{e}_{\mathrm{IN}}  \tag{10}\\
& =4 \mu \mathrm{~A}+0.341 \mho \times 59.33 \mu \mathrm{~V}+0.341 \mho \mathrm{x} \\
& 0.0001 \times 47000 \mu \mathrm{~V} \\
& =4 \times 20.23+1.6=25.83 \mu \mathrm{~A} \\
& \% \text { error }=\frac{25.83 \mu \mathrm{~A}}{20 \mathrm{~mA}} \times 100 \%=0.13 \% \text { at upper } \\
& \text { range value or } \% \text { of } \mathrm{FS} \text {. }
\end{align*}
\]

\section*{CONCLUSIONS}

From equation (9) it is observed that the predominant error term is the input offset voltage \((25 \mu \mathrm{~V}\) for the B grade). This is of little consequence in many applications. \(\mathrm{V}_{\text {OS }}\) rti can, however, be nulled using the pot shown in Figures 3 and 4. From equation (10), the predominant errors are \(I_{\text {os rti }}(4 \mu \mathrm{~A})\), \(\mathrm{V}_{\text {os rti }}(25 \mu \mathrm{~V})\), and \(\mathrm{I}_{\mathrm{B}}(150 \mathrm{nA})\), max, B grade.

\section*{A NOTE FOR HIGH GAIN APPLICATIONS}

In applications where \(\mathrm{e}_{\mathrm{in}}\) full scale is small ( \(<50 \mathrm{mV}\) ) and \(\mathrm{R}_{\text {span }}\) is small \((<\approx 150 \Omega)\), caution should be taken to consider errors from the external span circuit plus high amplification of offset drift and noise.
In such applications, be sure to include the effect of the normal thermal feedback within the XTR100 package. Small additional errors occur from a change in input offset voltage and current due to a change in chip temperature resulting from a change in output current ( 4 mA up to 20 mA ).
The XTR100 has two thermal resistance specifications:
\(\theta_{\mathrm{JA}}=115^{\circ} \mathrm{C}\)
This is the thermal resistance from output transistor to ambient. It is used for normal power dissipation considerations (see Figure 18).
\(\theta_{\mathrm{JI}}=60^{\circ} \mathrm{C} / \mathrm{W}\)
This is the thermal resistance which describes the effect of output stage power dissipation in input stage temperature rise.
As an example of how \(\theta_{\text {II }}\) would be applied, we will calculate the limits with \(\mathrm{V}_{\mathrm{PS}}=40 \mathrm{~V}\) and \(\mathrm{R}_{\mathrm{L}}=250 \Omega\).
Power Dissipation:
at 20 mA output: \(20 \mathrm{~mA}[40 \mathrm{~V}-(20 \mathrm{~mA} \times 250 \Omega)]=700 \mathrm{~mW}\) at 4 mA output: \(4 \mathrm{~mA}[40 \mathrm{~V}-(4 \mathrm{~mA} \times 250 \Omega)]=156 \mathrm{~mW}\)
Thermal Resistance: \(\theta_{\mathrm{JI}}=60^{\circ} \mathrm{C} / \mathrm{W}\)
Input Stage Temperature Rise:
at 20 mA output: \(700 \mathrm{~mW} \times 60^{\circ} \mathrm{C} / \mathrm{W}=42^{\circ} \mathrm{C}\)
at 4 mA output: \(156 \mathrm{~mW} \times 60^{\circ} \mathrm{C} / \mathrm{W}=9.4^{\circ} \mathrm{C}\)
Thus under these conditions when the output changes from 4 mA to 20 mA the input stage temperature changes \(42^{\circ} \mathrm{C}-9.4^{\circ} \mathrm{C}=32.6^{\circ} \mathrm{C}\). The maximum input stage offset change will depend on the particular grade specification:
\[
\begin{aligned}
& \text { A Grade }\left(1 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { max }\right)=32.6 \mu \mathrm{~V} \\
& \text { B Grade }\left(0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { max }\right)=16.3 \mu \mathrm{~V}
\end{aligned}
\]

The amount of error that this offset voltage represents depends on how large the full scale input voltage is. It is worse, of course, for small input voltages. Table I shows the error as a percentage of full scale and in terms of output current ( \(\%\). FS error \(\times 16 \mathrm{~mA}\) FS output span).

TABLE I. Maximum Errors Due to Thermal Feedback \(\mathrm{V}_{\mathrm{PS}}=40 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=250 \Omega\).
\begin{tabular}{|c|c|c|c|}
\hline & 10 mV FS & 100 mV FS & 1V FS \\
\hline A Grade & \(0.326 \%\) & \(0.0326 \%\) & \(0.0033 \%\) \\
& \((52.2 \mu \mathrm{~A})\) & \((5.22 \mu \mathrm{~A})\) & \((0.522 \mu \mathrm{~A})\) \\
\hline B Grade & \(0.163 \%\) & \(0.0163 \%\) & \(0.0016 \%\) \\
& \((261 \mu \mathrm{~A})\) & \((2.61 \mu \mathrm{~A})\) & \((0261 \mu \mathrm{~A})\) \\
\hline
\end{tabular}

\section*{HOW TO REDUCE ERRORS}

\section*{Lower \(V_{\text {PS }}\)}

The errors can be reduced by lowering the voltage at the XTR 100 line terminals. The errors in the example above represent a fairly demanding condition of maximum voltage \(\left(V_{P S}=40 \mathrm{~V}\right)\) and minimum resistance \(\left(R_{L}=250 \Omega\right)\). If the voltage is lowered to 24 V , then a 4 mA to 20 mA output change causes a change in input stage temperature of \(17.3^{\circ} \mathrm{C}\) and the errors in Table I are reduced by a factor of \(17.3^{\circ} \mathrm{C} / 32.6^{\circ} \mathrm{C}=0.53\). (Note that this is different than the decrease in the voltage itself: \(24 / 40=0.6\).)

\section*{Raise Resistance}

If the load or line resistance is raised the output power dissipation will also be reduced. If \(R_{L}=400 \Omega(400 / 250\) \(=1.6\) ), the change in output temperature is \(29.2^{\circ} \mathrm{C}\) as the output changes from 4 mA to 20 mA (still with \(\mathrm{V}_{\mathrm{Ps}}=\) 40 V ) and the errors in Table I are reduced by a factor of \(29.2^{\circ} \mathrm{C} / 32.6^{\circ} \mathrm{C}=0.9\).

\section*{Heat Sink}

Heat sinking the package will reduce both \(\theta_{\mathrm{JA}}\) and \(\boldsymbol{\theta}_{\mathrm{JI}}\). The following is information on small-finned heat sinks that are attached with an epoxy heat sink adhesive (AHAM-985). The three models are \(0.75^{\prime \prime} \times 0.4^{\prime \prime} \times 0.21^{\prime \prime}\).

\section*{Model 141}

AHAM
27901 Front St.
Rancho, CA 92390
(714) 676-4151

Models 141 and 142
Heat Sink Plus
28715 Via Montezuma
Temecula, CA 92390
(714) 676-3031


FIGURE 18. Power Derating Curve.

\section*{GENERAL RECOMMENDATIONS HANDLING PROCEDURES FOR INTEGRATED CIRCUITS}

All semiconductor devices are vulnerable, in varying degrees, to damage from the discharge of electrostatic energy. Such damage can cause performance degradation or failure, either immediate or latent. As a general practice we recommend the following handling procedures to reduce the risk of electrostatic damage.
1. Remove the static-generating materials, such as untreated plastics, from all areas that handle microcircuits.
2. Ground all operators, equipment, and work stations.
3. Transport and ship microcircuits, or products incorporating microcircuits, in static-free, shielded containers.
4. Connect together all leads of each device by means of a conductive material, when the device is not connected into a circuit.
5. Control relative humidity to as high a value as practical ( \(50 \%\) is recommended).

\title{
Precision, Low Drift 4mA to 20mA TWO-WIRE TRANSMITTER
}

\section*{FEATURES}
- Instrumentation amplifier input Low Ofiset Voltage, \(\mathbf{3 0} \mu \mathrm{V}\) max Low Voltage Drift, \(0.75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) max Low Nonlinearity, 0.01\% max
- true two-wire operation

Power and Signal on One Wire Pair Current Mode Signal Transmission High Noise Immunity
- dual matched current sources
- WIDE SUPPLY RANGE, II.6V to 40V
- \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) SPECIFICATION RANGE
- SMALL I4-PIN DIP PACKAGE, CERAMIC AND PLASTIC

\author{
APPLICATIONS \\ - Industrial process control Pressure Transmitters \\ Temperature Transmitters \\ Millivolt Transmitters \\ - RESISTANCE BRIDGE INPUTS \\ - THERMOCOUPLE INPUTS \\ - RTD INPUTS \\ - CURRENT SHUNT (mV) INPUTS \\ - Precision dual current sources \\ - AUTOMATED MANUFACTURING \\ - POWER PLANT/ENERGY SYSTEM MONITORING
}

\section*{DESCRIPTION}

The XTR101 is a microcircuit, 4 mA to 20 mA , twowire transmitter containing a high accuracy instrumentation amplifier (IA), a voltage-controlled output current source, and dual-matched precision current reference. This combination is ideally suited for remote signal conditioning of a wide variety of transducers such as thermocouples, RTDs, thermistors, and strain gauge bridges. State-of-the-art design and laser-trimming, wide temperature range operation and small size make it very suitable for industrial process control applications. In addition the optional external transistor allows even higher precision.

The two-wire transmitter allows signal and power to be supplied on a single wire-pair by modulating the power supply current with the input signal source. The transmitter is immune to voltage drops from long runs and noise from motors, relays, actuators, switches, transformers, and industrial equipment. It
can be used by OEMs producing transmitter modules or by data acquisition system manufacturers. Also, the XTR101 is generally very useful for low-noise, current-mode signal transmission.

*Pins 12 and 13 are used for optional BW control.

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

At \(T_{A}=+25^{\circ} \mathrm{C},+\mathrm{V}_{C C}=24 \mathrm{VDC}, R_{\mathrm{L}}=100 \Omega\) with external transistor connected unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS/DESIGNATION} & \multicolumn{3}{|c|}{XTR101AG} & \multicolumn{3}{|c|}{XTR101BG} & \multicolumn{3}{|c|}{XTR101AP} & \multicolumn{3}{|c|}{XTRIOTAU} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{15}{|l|}{OUTPUT AND LOAD CHARACTERISTICS} \\
\hline \begin{tabular}{l}
Current \\
Current Limit \\
Offset Current Error vs Temperature \\
Full Scale Output Current Error \\
Power Supply Voltage \\
Load Resistance
\end{tabular} & \begin{tabular}{l}
Linear Operating Region \\
Derated Performance \\
los, \(l_{0}=4 \mathrm{~mA}\) \\
\(\Delta l_{\text {os }} / \Delta T\) \\
Full Scale \(=20 \mathrm{~mA}\) \\
\(V_{c c}\), pins 7 and 8 , compliance \({ }^{(1)}\)
\[
\begin{aligned}
& \text { At } \mathrm{V}_{\mathrm{cc}}=+24 \mathrm{~V}, \mathrm{I}_{0}=20 \mathrm{~mA} \\
& \text { At } \mathrm{V}_{\mathrm{cc}}=+40 \mathrm{~V}, \mathrm{I}_{0}=20 \mathrm{~mA}
\end{aligned}
\]
\end{tabular} & \[
\begin{gathered}
4 \\
3.8
\end{gathered}
\]
\[
+11.6
\] & 28
\(\pm 3.9\)
\(\pm 105\)
\(\pm 20\) & \[
\begin{gathered}
\hline 20 \\
22 \\
38 \\
\pm 10 \\
\pm 20 \\
\pm 40 \\
+40 \\
600 \\
1400
\end{gathered}
\] &  & \(*\)
\(\pm 2.5\)
\(\pm 8\)
\(\pm 15\) & \[
\begin{gathered}
\pm 6 \\
\pm 15 \\
\pm 30
\end{gathered}
\] &  & 31
\(\pm 8.5\)
\(\pm 10.5\)
\(\pm 30\) & \[
\begin{gathered}
* \\
* \\
* \\
\pm 19 \\
\pm 20 \\
\pm 60 \\
* \\
600 \\
1400
\end{gathered}
\] &  & 31
\(\pm 8.5\)
\(*\)
\(\pm 30\) & \[
\pm 19
\]
\[
\pm 60
\] & mA
mA
mA
\(\mu \mathrm{A}\)
\(\mathrm{ppm}, \mathrm{FS} /{ }^{\circ} \mathrm{C}\)
\(\mu \mathrm{A}\)
VDC
\(\Omega\)
\(\Omega\) \\
\hline \multicolumn{15}{|l|}{SPAN} \\
\hline Output Current Equation Span Equation vs Temperature Untrimmed Error \({ }^{(2)}\) Nonlinearity Hysteresis Dead Band & \begin{tabular}{l}
Rs in \(\Omega, e_{1}\) and \(e_{2}\) in \(V\) \(\mathrm{R}_{\mathrm{s}} \operatorname{in} \Omega\) \\
Excluding TCR of \(\mathrm{R}_{\mathrm{s}}\) \(\varepsilon_{\text {SPAN }}\) \\
\(\boldsymbol{\varepsilon}_{\text {nonlinearity }}\)
\end{tabular} & -5 & \[
\begin{gathered}
\pm 30 \\
-25 \\
0 \\
0
\end{gathered}
\] & \[
\begin{gathered}
\pm 100 \\
0 \\
0.01
\end{gathered}
\] & & \[
\begin{array}{r}
=4 \mathrm{~mA}+ \\
\mathrm{S}
\end{array}
\] & \[
\begin{aligned}
& {[0.016 \Omega} \\
& =[0.016 \Omega
\end{aligned}
\] & \[
\begin{aligned}
& (40 / R s \\
& +(40 / R
\end{aligned}
\] & \[
\begin{aligned}
& \text { ] } \begin{array}{c}
\left(e_{2}-e\right. \\
\\
\text { ) } \\
\\
* \\
\\
* \\
\\
* \\
\\
*
\end{array}
\end{aligned}
\] & * & * & * & * & A/V
ppm \(/{ }^{\circ} \mathrm{C}\)
\(\%\)
\(\%\)
\(\%\)
\(\%\) \\
\hline \multicolumn{15}{|l|}{INPUT CHARACTERISTICS} \\
\hline \begin{tabular}{l}
Impedance Differential Common-Mode \\
Voitage Range, Full Scale \\
Offset Voltage vs Temperature \\
Power Supply Rejection \\
Bias Current vs Temperature \\
Offset Current vs Temperature \\
Common-Mode Rejection \({ }^{(4)}\) Common-Mode Range
\end{tabular} & \(\Delta e=\left(e_{2}-e_{1}\right)^{(3)}\)
\(V_{o s}\)
\(\Delta V_{O S} / \Delta T\)
\(\Delta V_{C C} / P S R R=V_{\text {Os }}\) Error
\(I_{\mathrm{B}}\)
\(\Delta I_{\mathrm{B}} / \Delta T\)
\(I_{\text {osi }}\)
\(\Delta l_{\text {osi }} / \Delta T\)
\(D C\)
\(e_{1}\) and \(e_{2}\) with respect to pin 7 & \begin{tabular}{l}
0 \\
110 \\
90 \\
4
\end{tabular} & \(04 \| 3\)
\(10 \| 3\)
4
\(\pm 30\)
\(\pm 075\)
\(\pm 0\)
125
60
030
10
01
100 & \[
\begin{gathered}
1 \\
\pm 60 \\
\pm 1.5 \\
\\
150 \\
1 \\
\pm 30 \\
03 \\
\\
6
\end{gathered}
\] & * & \(*\)
\(*\)
\(\pm 20\)
\(\pm 035\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\) & \[
\begin{gathered}
\pm 30 \\
\pm 075
\end{gathered}
\]
\[
\stackrel{*}{*}
\]
\[
\pm 20
\] & * & \(*\)
\(*\)
\(*\)
\(*\)
\(*\)
122
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\) & \[
\pm 100
\] & 110 &  & \[
\pm 100
\] &  \\
\hline \multicolumn{15}{|l|}{CURRENT SOURCES} \\
\hline \begin{tabular}{l}
Magnitude \\
Accuracy \\
vs Temperature \\
vs \(V_{c c}\) \\
vs Time \\
Compliance Voltage \\
Ratio Match \\
Accuracy \\
vs Temperature \\
vs \(\mathrm{V}_{\mathrm{cc}}\) \\
vs Time \\
Output Impedance
\end{tabular} & \begin{tabular}{l}
\[
V_{C C}=24 \mathrm{~V}, V_{\text {PIN } 8}-V_{\text {PIN } 10,11}=
\] \\
\(19 \mathrm{~V}, \mathrm{R}_{2}=5 \mathrm{k} \Omega\), Figure 5 \\
With respect to pin 7 Tracking
\[
\left(1-I_{\text {REF } 1} / I_{\text {REF } 2}\right) \times 100 \%
\]
\end{tabular} & \begin{tabular}{l}
0 \\
10
\end{tabular} & \[
\begin{gathered}
\pm 006 \\
\pm 50 \\
\pm 3 \\
\pm 8 \\
\\
\pm 0014 \\
\\
\pm 10 \\
\pm 1 \\
20
\end{gathered}
\] & \[
\begin{gathered}
\pm 017 \\
\pm 80 \\
\\
\mathrm{v}_{\mathrm{cc}}-3.5 \\
\\
\pm 006 \\
\pm 15
\end{gathered}
\] & * & \[
\begin{gathered}
\pm 0.025 \\
\pm 30
\end{gathered}
\]
\[
*
\]
\[
\pm 0.009
\] & \[
\begin{gathered}
\pm 0.075 \\
\pm 50 \\
\\
\\
\pm 0.04 \\
10
\end{gathered}
\] &  & \begin{tabular}{l}
\(\pm 0.2\) \\
* \\
* \\
* \\
\(\pm 0.031\) \\
* \\
* \\
15
\end{tabular} & \[
\pm 037
\]
\[
\begin{gathered}
* \\
\pm 0.088 \\
*
\end{gathered}
\] &  & \begin{tabular}{l}
\(\pm 0.2\) \\
* \\
* \\
* \\
\(\pm 0031\) \\
* \\
15
\end{tabular} &  & mA
\(\%\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\mathrm{ppm} / \mathrm{V}\)
\(\mathrm{ppm} / \mathrm{month}\)
V
\(\%\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\mathrm{ppm} / \mathrm{V}\)
\(\mathrm{ppm} / \mathrm{month}\)
\(\mathrm{M} \Omega\) \\
\hline \multicolumn{15}{|l|}{TEMPERATURE RANGE} \\
\hline Specification Operatıng Storage & & -40
-55
-55 & & +85
+125
+165 & * & & * & -40
-40
-55 & & +85
+85
+125 & \(*\)
-40
-55 & & \(*\)
+85
+125 & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
*Same as XTR101AG
NOTES. (1) See Typical Performance Curves. (2) Span error shown is untrimmed and may be adjusted to zero (3) \(e_{1}\) and \(e_{2}\) are signals on the -In and + in terminals with respect to the output, pin 7 . While the maximum permissible \(\Delta e\) is \(1 V\), it is primarily intended for much lower inputsignal levels, e.g., 10 mV or 50 mV full scale for the XTR101A and XTR101B grades respectively. 2 mV FS is also possible with the B grade, but accuracy will degrade due to possible errors in the low value span resistance and very high amplification of offset, drift, and noise. (4) Offset voltage is trimmed with the application of a 5V common-mode voltage. Thus the associated common-mode error is removed See Application Information section.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{Input Voltage, \(\mathrm{e}_{1}\) or \(\mathrm{e}_{2}\)} \\
\hline Storage Temperature Range, Ceramic & \(-55^{\circ} \mathrm{C}\) to \(+165^{\circ} \mathrm{C}\) \\
\hline Plastic & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Lead Temperature & \\
\hline (soldering, 10s) G, P & \(+300^{\circ} \mathrm{C}\) \\
\hline (wave soldering, 3s) U & \(+260^{\circ} \mathrm{C}\) \\
\hline Output Short-Circuit Duration Junction Temperature & nuous \(+V_{\text {cc }}\) to lout \\
\hline
\end{tabular}


MECHANICAL


\section*{P PACKAGE}
\begin{tabular}{|c|r|r|r|r|}
\hline \multirow{2}{*}{ DIM } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX \\
\hline A & 700 & 800 & 1778 & 2032 \\
\hline A \(_{1}\) & 685 & 785 & 1740 & 1994 \\
\hline B & 230 & 290 & 585 & 738 \\
\hline B \(_{1}\) & 200 & 250 & 509 & 636 \\
\hline C & 120 & 200 & 305 & 509 \\
\hline D & 015 & 023 & 038 & 059 \\
\hline F & \multicolumn{2}{|c|}{030} & 070 & \multicolumn{2}{|c|}{076} & 178 \\
\hline G & 100 BASIC & \multicolumn{2}{|c|}{254 BASIC } \\
\hline H & 050 & 100 & 127 & 254 \\
\hline J & 008 & 015 & \multicolumn{2}{|c|}{020} \\
\hline K & 070 & 150 & 178 & 388 \\
\hline L & \multicolumn{2}{|c|}{300} & BASIC & \multicolumn{2}{|c|}{763} & BASIC \\
\hline M & \multicolumn{2}{|c|}{\(0^{\circ}\)} & \(15^{\circ}\) & \multicolumn{2}{|c|}{\(0^{\circ}\)} & \(15^{\circ}\) \\
\hline N & \multicolumn{2}{|c|}{010} & 030 & 025 \\
\hline P & 025 & 050 & 076 \\
\hline
\end{tabular}


Seatıng Plane


\section*{U PACKAGE}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{} & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } DIM & MIN & MAX & MIN & MAX \\
\hline A & 400 & 416 & 1016 & 1057 \\
\hline A \(_{1}\) & 388 & 412 & 986 & 1046 \\
\hline B & 286 & 302 & 726 & 767 \\
\hline B \(_{1}\) & 268 & 286 & 681 & 726 \\
\hline C & 093 & 109 & 236 & 277 \\
\hline D & 015 & 020 & 038 & 051 \\
\hline G & \multicolumn{2}{|c|}{050 BASIC } & 127 BASIC \\
\hline H & 022 & 038 & 056 & 097 \\
\hline J & 008 & 012 & 020 & 030 \\
\hline L & 391 & 421 & 993 & 1069 \\
\hline M & \multicolumn{2}{|c|}{\(5^{\circ}\) TYP } & \multicolumn{2}{|c|}{\(5^{\circ}\) TYP } \\
\hline N & 000 & 012 & 000 & 030 \\
\hline
\end{tabular}

NOTE Leads in true position within 010" ( 25 mm ) R at MMC at seating plane
Pin numbers shown for reference only Numbers are not marked on package Pins 8 and 9 on \(U\) package are not used


ORDERING INFORMATION
\begin{tabular}{|l|l|c|}
\hline \multicolumn{1}{|c|}{ Model } & Package & \begin{tabular}{c} 
Temperature \\
Range
\end{tabular} \\
\hline XTR101AG & \begin{tabular}{c} 
Ceramic DIP \\
XTR101BG \\
XTR101AP \\
XTR101AU
\end{tabular} & \begin{tabular}{c}
\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Plastıc DIP \\
Plastic SOIC
\end{tabular} \\
\hline\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline BURN-IN SCREENING OPTION \\
See text for details. \\
\hline
\end{tabular}

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for both plasticand ceramic-packaged XTR101s. Burn-in duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).

Plastic "-BI" models: \(+85^{\circ} \mathrm{C}\)
Ceramic "-BI" models: \(+125^{\circ} \mathrm{C}\)
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

TYPICAL PERFORMANCE CURVES
\(\left(T_{A}=+25^{\circ} \mathrm{C},+\mathrm{V}_{C C}=24 \mathrm{VDC}\right.\) unless otherwise noted)


COMMON-MODE REJECTION




POWER SUPPLY



FULL SCALE INPUT VOLTAGE VS Rs



OUTPUT NOISE CURRENT DENSITY VS FREQUENCY


\section*{THEORY OF OPERATION}

A simplified schematic of the XTR101 is shown in Figure 1. Basically the amplifiers, \(A_{1}\) and \(A_{2}\), act as a single power supply instrumentation amplifier controlling a current source, \(\mathrm{A}_{3}\) and \(\mathrm{Q}_{1}\). Operation is determined by an internal feedback loop. \(e_{1}\) applied to pin 3 will also appear at pin 5 and similarly \(e_{2}\) will appear at pin 6. Therefore the current in \(\mathrm{R}_{\mathrm{s}}\), the span setting resistor, will be \(I_{S}=\left(e_{2}-e_{1}\right) / R_{S}=e_{\text {IN }} / R_{s}\). This current combines
th the current, \(I_{3}\), to form \(I_{1}\). The circuit is configured such hat \(I_{2}\) is 19 times \(I_{1}\). From this point the derivation of the transfer function is straightforward but lengthy. The result is shown in Figure 1.
Examination of the transfer function shows that \(I_{O}\) has a lower range-limit of 4 mA when \(\mathrm{e}_{\mathrm{IN}}=e_{2}-e_{1}=0 \mathrm{~V}\). This 4 mA is composed of 2 mA quiescent current exiting pin 7 plus 2 mA from the current sources. The upper range limit of \(I_{O}\) is set to 20 mA by the proper selection of \(R_{S}\) based on the upper range limit of \(e_{\text {IN }}\). Specifically \(R_{S}\) is chosen for a 16 mA output current span for the given full scale input voltage span; i.e., \(\left(0.016 U+40 / R_{s}\right)\left(e_{\text {IN }}\right.\) full scale) \(=16 \mathrm{~mA}\). Note that since \(I_{O}\) is unipolar \(e_{2}\) must be kept larger than \(e_{1}\); i.e., \(e_{2} \geq e_{1}\) or \(e_{\text {IN }} \geq 0\). Also note that in order not to exceed the output upper range limit of \(20 \mathrm{~mA}, \mathrm{e}_{\text {IN }}\) must be kept less than IV when \(\mathrm{R}_{\mathrm{S}}=\infty\) and proportionately less as \(R_{S}\) is reduced.


FIGURE 1. Simplified Schematic of the XTR101.

\section*{INSTALLATION AND OPERATING INSTRUCTIONS}

\section*{BASIC CONNECTION}

The basic connection of the XTR101 is shown in Figure 1. A difference voltage applied between input pins 3 and 4 will cause a current of 4 mA to 20 mA to circulate in the two-wire output loop (through \(\mathrm{R}_{\mathrm{L}}, \mathrm{V}_{\mathrm{PS}}\), and \(\mathrm{D}_{1}\) ). For applications requiring moderate accuracy, the XTR101 operates very cost-effectively with just its internal drive transistor. For more demanding applications (high accuracy in high gain) an external NPN transistor can be added in parallel with the internal one. This keeps the heat out of the XTR101 package and minimizes thermal feedback to the input stage. Also in such applications where \(\mathrm{e}_{\text {IN }}\) full scale is small \((<50 \mathrm{mV})\) and \(\mathrm{R}_{\text {SPAN }}\) is small \((<150 \Omega)\), caution should be taken to consider errors from the external span circuit plus high amplification of offset drift and noise.

\section*{OPTIONAL EXTERNAL TRANSISTOR}

The optional external transistor, when used, is connected in parallel with the XTR101's internal transistor. The purpose is to increase accuracy by reducing heat change inside the XTR101 package as the output current spans from 4 mA to 20 mA . Under normal operating conditions, the internal transistor is never completely turned off as shown in Figure 2. This maintains frequency stability with varying external transistor characteristics and wiring capacitance. The actual "current sharing" between internal and external transistors is dependent on two factors: (1) relative geometry of emitter areas and (2) relative package dissipation (case size and thermal conductivity). For best results, the external device should have a larger base emitter area and smaller package. It will, upon turn on, take about [0.95 ( \(\mathrm{I}_{\mathrm{O}}\) \(3.3 \mathrm{~mA})] \mathrm{mA}\). However, it will heat faster and take a greater share after a few seconds.
Although any NPN of suitable power rating will operate with the XTR101, two readily available transistors are recommended for accuracy improvement:
1. 2N2222 in the TO-18 package. For power supply voltages above 24 V , a \(750 \Omega, 1 / 2 \mathrm{~W}\) resistor should be connected in series with the collector. This will limit the power dissipation to 377 mW under the worst-case conditions shown in Figure 2. Thus the 2N2222 will safely operate below its 400 mW rating at the upper temperature of \(+85^{\circ} \mathrm{C}\). Heat sinking the 2N2222 will result in greatly reduced accuracy improvement and is not recommended.
2. 2N6121 in the TO- 220 package. This transistor will operate over the specified temperature and output voltage range without a series collector resistor. Heat sinking the 2 N 6121 will result in slightly less accuracy improvement. It can be done, however, when mechanical constraints require it.


FIGURE 2. Power Calculation of XTR101 with External Transistor.

\section*{ACCURACY WITH AND WITHOUT EXTERNAL TRANSISTOR}

The XTR101 has been tested in a circuit using a 2 N 6121 external transistor. The relative difference in accuracy with and without an external transistor is shown in Figure 3. Notice that a dramatic improvement in offset voltage change with supply voltage is evident for any value of load resistor.


FIGURE 3. Thermal Feedback Due to Change in Output Current.

\section*{MAJOR POINTS TO CONSIDER WHEN USING THE XTR101}
1. The leads to \(\mathrm{R}_{\mathrm{S}}\) should be kept as short as possible to reduce noise pick-up and parasitic resistance.
2. \(+\mathrm{V}_{\mathrm{cc}}\) should be bypassed with a \(0.01 \mu \mathrm{~F}\) capacitor as close to the unit as possible (pin 8 to 7 ).
3. Always keep the input voltages within their range of linear operation, +4 V to +6 V ( \(\mathrm{e}_{1}\) and \(\mathrm{e}_{2}\) measured with respect to pin 7).
4. The maximum input signal level ( \(\mathrm{e}_{\mathrm{IN}_{\mathrm{FS}}}\) ) is IV with \(\mathrm{R}_{\mathrm{S}}\) \(=\infty\) and proportionally less as \(\mathrm{R}_{\mathrm{s}}\) decreases.
5. Always return the current references (pins 10 and 11 ) to the output (pin 7) through an appropriate resistor. If the references are not used for biasing or excitation, connect them together to pin 7. Each reference must have between 0 V and \(+\left(\mathrm{V}_{\mathrm{CC}}-4 \mathrm{~V}\right)\) with respect to pin 7.
6. Always choose \(\mathrm{R}_{\mathrm{L}}\) (including line resistance) so that the voltage between pins 7 and \(8\left(+\mathrm{V}_{\mathrm{CC}}\right)\) remains within the 11.6 V to 40 V range as the output changes between the 4 mA to 20 mA range (see Figure 4).
7. It is recommended that a reverse polarity protection diode ( \(\mathrm{D}_{1}\) in Figure 1) be used. This will prevent damage to the XTR101 caused by a momentary (e.g., transient) or long term application of the wrong polarity of voltage between pins 7 and 8 .
8. Consider PC board layout which minimizes parasitic capacitance, especially in high gain.


FIGURE 4. Power Supply Operating Range.

\section*{SELECTING Rs}
\(\mathrm{R}_{\text {SPAN }}\) is chosen so that a given full scale input span \(\mathrm{e}_{\mathrm{IN}_{\mathrm{FS}}}\) will result in the desired full scale output span of \(\Delta \mathrm{I}_{\text {ofs }}\),
\[
\left[(0.016 \mho)+\left(40 / R_{s}\right)\right] \Delta \mathrm{e}_{\mathrm{IN}}=\Delta \mathrm{I}_{\mathrm{O}}=16 \mathrm{~mA} .
\]

Solving for \(\mathrm{Rs}_{\mathrm{s}}\) :
\[
\begin{equation*}
\mathrm{R}_{\mathrm{S}}=\frac{40}{\Delta \mathrm{I}_{\mathrm{o}} / \Delta \mathrm{e}_{\mathrm{IN}}-0.016 \mho} \tag{1}
\end{equation*}
\]

For example, if \(\Delta \mathrm{e}_{\mathrm{IN}_{\mathrm{FS}}}=100 \mathrm{mV}\) for \(\Delta \mathrm{I}_{\mathrm{o}_{\mathrm{FS}}}=16 \mathrm{~mA}\),
\[
\begin{aligned}
\mathrm{R}_{\mathrm{s}} & =\frac{40}{(16 \mathrm{~mA} / 100 \mathrm{mV})-0.016}=\frac{40}{0.16-0.016}=\frac{40}{0.144} \\
& =278 \Omega
\end{aligned}
\]

See Typical Performance Curves for a plot of \(\mathrm{R}_{\mathrm{s}}\) vs \(\Delta \mathrm{e}_{\mathrm{IN}}\). Note that in order not to exceed the 20 mA upper range limit, \(\mathrm{e}_{\text {IN }}\) must be less than IV when \(\mathrm{R}_{\mathrm{S}}=\infty\) and proportionately smaller as \(R_{S}\) decreases.

\section*{BIASING THE INPUTS}

Because the XTR operates from a single supply both \(e_{1}\) and \(e_{2}\) must be biased approximately 5 V above the voltage at pin 7 to assure linear response. This is easily done by using one or both current sources and an external resistor \(\mathrm{R}_{2}\). Figure 5 shows the simplest case-a floating voltage source \(\mathrm{e}_{2}^{\prime}\). The 2 mA from the current sources flows through the \(2.5 \mathrm{k} \Omega\) value of \(R_{2}\) and both \(e_{1}\) and \(e_{2}\) are raised by the required 5 V with respect to pin 7 . For linear operation the constraint is
\[
\begin{aligned}
& +4 \mathrm{~V} \leq \mathrm{e}_{1} \leq+6 \mathrm{~V} \\
& +4 \mathrm{~V} \leq \mathrm{e}_{2} \leq+6 \mathrm{~V}
\end{aligned}
\]

The offset adjustment is used to remove the offset voltage of the input amplifier. When the input differential voltage ( \(\mathrm{e}_{\mathrm{IN}}\) ) equals zero, adjust for 4 mA output.
Figure 6 shows a similar connection for a resistive transducer. The transducer could be excited either by one (as shown) or both current sources. Also, the offset adjustment has higher resolution compared to Figure 5.


FIGURE 5. Basic Connection for Floating Voltage Source.


FIGURE 6. Basic Connection for Resistive Source.

\section*{CMV AND CMR}

The XTR 101 is designed to operate with a nominal 5 V common-mode voltage at the input and will function properly with either input operating over the range of 4 V to 6 V with respect to pin 7 . The error caused by the 5 V CMV is already included in the accuracy specifications.

If the inputs are biased at some other CMV then an input offset error term is (CMV - 5)/CMRR; CMR is in \(\mathrm{dB}, \mathrm{CMRR}\) is in \(\mathrm{V} / \mathrm{V}\).

\section*{SIGNAL SUPPRESSION AND ELEVATION}

In some applications it is desired to have suppressed zero range (input signal elevation) or elevated zero range (input signal suppression). This is easily accomplished with the XTR101 by using the current sources to create the suppression/elevation voltage. The basic concept is


FIGURE 7. Elevation and Suppression Graph.


FIGURE 8. Elevation and Suppression Circuits.
shown in Figures 7 and 8 (a). In this example the sensor voltage is derived from \(\mathrm{R}_{\mathrm{T}}\) ( a thermistor, RTD or other variable resistance element) excited by one of the 1 mA current sources. The other current source is used to create the elevated zero range voltage. Figures 8 (b), (c) and (d) show some of the possible circuit variations. These circuits have the desirable feature of noninteractive span and suppression/elevation adjustments. Note: It is not recommended to use the optional offset voltage null (pins 1, 2, and 14) for elevation/suppression. This trim capability is used only to null the amplifier's input offset voltage. In many applications the already low offset voltage (typically \(20 \mu \mathrm{~V}\) ) will not need to be nulled at all. Adjusting the offset voltage to nonzero values will disturb the voltage drift by \(\pm 0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) per \(100 \mu \mathrm{~V}\) of induced offset.

\section*{APPLICATION INFORMATION}

The small size, low offset voltage and drift, excellent linearity, and internal precision current sources, make the XTR101 ideal for a variety of two-wire transmitter applications. It can be used by OEMs producing different types of transducer transmitter modules and by data acquisition systems manufacturers who gather transducer data. Current mode transmission greatly reduces noise interference. The two-wire nature of the device allows economical signal conditioning at the transducer. Thus the XTR101 is, in general, very suitable for individualized and special purpose applications.

\section*{EXAMPLE 1}

RTD Transducer shown in Figure 9.
Given a process with temperature limits of \(+25^{\circ} \mathrm{C}\) and \(+150^{\circ} \mathrm{C}\), configure the XTR101 to measure the tempera-


FIGURE 9. Circuit for Example 1.
ture with a platinum RTD which produces \(100 \Omega\) at \(0^{\circ} \mathrm{C}\) and \(200 \Omega\) at \(+266^{\circ} \mathrm{C}\) (obtained from standard RTD tables). Transmit 4 mA for \(+25^{\circ} \mathrm{C}\) and 20 mA for \(+150^{\circ} \mathrm{C}\).

\section*{COMPUTING Rs:}

The sensitivity of the RTD is \(\Delta R / \Delta T=100 \Omega / 266^{\circ} \mathrm{C}\). When excited with a 1 mA current source for a \(25^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) range (i.e., \(125^{\circ} \mathrm{C}\) span), the span of \(\mathrm{e}_{\text {IN }}\) is \(1 \mathrm{~mA} \times\) \(\left(100 \Omega / 266^{\circ} \mathrm{C}\right) \times 125^{\circ} \mathrm{C}=47 \mathrm{mV}=\Delta \mathrm{e}_{\mathrm{IN}}\).
\[
\begin{aligned}
& \text { From equation 1, } \mathrm{R}_{\mathrm{s}}=\frac{40}{\frac{\Delta \mathrm{I}_{\mathrm{o}}}{\Delta \mathrm{e}_{\mathrm{IN}}}-0.016 \Omega} \\
& \mathrm{R}_{\mathrm{s}}=\frac{40}{\frac{16 \mathrm{~mA}}{47 \mathrm{mV}}-0.016 U}=\frac{40}{0.3244}=123.3 \Omega
\end{aligned}
\]

Span adjustment (calibration) is accomplished by trimming \(\mathrm{R}_{\mathrm{s}}\).

\section*{COMPUTING R4:}
\[
\begin{aligned}
\mathrm{At}+25^{\circ} \mathrm{C}, \mathrm{e}_{2}^{\prime} & =\operatorname{lmA}\left(\mathrm{R}_{\mathrm{T}}+\Delta \mathrm{R}_{\mathrm{T}}\right) \\
& =\operatorname{lmA}\left[100 \Omega+\left(\frac{100 \Omega}{266^{\circ} \mathrm{C}} \times 25^{\circ} \mathrm{C}\right)\right] \\
& =\operatorname{lmA}(109.4 \Omega) \\
& =109.4 \mathrm{mV}
\end{aligned}
\]

In order to make the lower range limit of \(25^{\circ} \mathrm{C}\) correspond to the output lower range limit of 4 mA , the input circuitry shown in Figure 9 is used.
\(\mathrm{e}_{\mathrm{IN}}\), the XTR 101 differential input, is made 0 at \(25^{\circ} \mathrm{C}\)
\[
\begin{aligned}
& \text { or } \mathrm{e}_{225^{\circ} \mathrm{C}}^{\prime}-\mathrm{V}_{4}=0 \\
& \text { thus, } \mathrm{V}_{4}=\mathrm{e}_{225^{\circ} \mathrm{C}}^{\prime}=109.4 \mathrm{mV} \\
& \mathrm{R}_{4}=\frac{\mathrm{V}_{4}}{\operatorname{lmA}}=\frac{109.4 \mathrm{mV}}{\operatorname{lmA}}=109.4 \Omega
\end{aligned}
\]

COMPUTING \(\mathrm{R}_{2}\) AND CHECKING CMV:
\[
\begin{aligned}
\mathrm{At}+25^{\circ} \mathrm{C}, \mathrm{e}_{2}^{\prime} & =109.4 \mathrm{mV} \\
\mathrm{At}+150^{\circ} \mathrm{C}, \mathrm{e}_{2}^{\prime} & =\operatorname{lmA}\left(\mathrm{R}_{\mathrm{T}}+\Delta \mathrm{R}_{\mathrm{T}}\right) \\
& =\operatorname{lmA}\left[100 \Omega+\left(\frac{100 \Omega}{266^{\circ} \mathrm{C}} \times 150^{\circ} \mathrm{C}\right)\right] \\
& =156.4 \mathrm{mV}
\end{aligned}
\]

Since both \(\mathrm{e}_{2}^{\prime}\) and \(\mathrm{V}_{4}\) are small relative to the desired 5 V common-mode voltage, they may be ignored in computing \(R_{2}\) as long as the CMV is met.
\[
\left.\begin{array}{rl}
\mathrm{R}_{2} & =5 \mathrm{~V} / 2 \mathrm{~mA}=2.5 \mathrm{k} \Omega \\
\mathrm{e}_{2} \min & =5 \mathrm{~V}+0.1094 \mathrm{~V} \\
\mathrm{e}_{2} \max & =5 \mathrm{~V}+0.1564 \mathrm{~V} \\
\mathrm{e}_{1} & =5 \mathrm{~V}+0.1094 \mathrm{~V}
\end{array}\right\} \begin{aligned}
& \text { The }+4 \mathrm{~V} \text { to }+6 \mathrm{~V} \text { CMV } \\
& \text { requirement is met. }
\end{aligned}
\]

\section*{EXAMPLE 2}

Thermocouple Transducer shown in Figure 10.
Given a process with temperature ( \(\mathrm{T}_{1}\) ) limits of \(0^{\circ} \mathrm{C}\) and \(+1000^{\circ} \mathrm{C}\), configure the XTR101 to measure the temperature with a type J thermocouple that produces a 58 mV change for \(1000^{\circ} \mathrm{C}\) change. Use a semiconductor diode for a cold junction compensation to make the measure-
ment relative to \(0^{\circ} \mathrm{C}\). This is accomplished by supplying a compensating voltage, \(\mathrm{V}_{\mathrm{R} 6}\), equal to that normally produced by the thermocouple with its "cold junction" \(\left(\mathrm{T}_{2}\right)\) at ambient. At a typical ambient of \(+25^{\circ} \mathrm{C}\) this is 1.28 mV (obtained from standard thermocouple tables with reference junction of \(0^{\circ} \mathrm{C}\) ). Transmit 4 mA for \(\mathrm{T}_{1}=\) \(0^{\circ} \mathrm{C}\) and 20 mA for \(\mathrm{T}_{1}=+1000^{\circ} \mathrm{C}\). Note: \(\mathrm{e}_{\text {IN }}=\mathrm{e}_{2}-\mathrm{e}_{1}\) indicates that \(T_{1}\) is relative to \(T_{2}\).


FIGURE 10. Thermocouple Input Circuit with Two Temperature Regions and Diode (D) Cold Junction Compensation.

\section*{ESTABLISHING Rs:}

The input full scale span is \(58 \mathrm{mV}\left(\Delta \mathrm{e}_{\mathrm{I} \mathrm{I}_{\mathrm{FS}}}=58 \mathrm{mV}\right)\).
\(R_{S}\) is found from equation (1)
\[
\begin{aligned}
\mathrm{R}_{\mathrm{s}} & =\frac{40}{\frac{\Delta \mathrm{I}_{\mathrm{O}}}{\Delta \mathrm{e}_{\mathrm{IN}}}-0.016 \mho} \\
& =\frac{40}{\frac{16 \mathrm{~mA}}{58 \mathrm{mV}}-0.016 \mho}=\frac{40}{0.2599}=153.9 \Omega
\end{aligned}
\]

\section*{SELECTING R \({ }_{4}\) :}
\(\mathrm{R}_{4}\) is chosen to make the output 4 mA at \(\mathrm{T}_{\mathrm{TC}}=0^{\circ} \mathrm{C}\left(\mathrm{V}_{\mathrm{TC}}\right.\) \(=-1.28 \mathrm{mV})\) and \(\mathrm{T}_{\mathrm{D}}=+25^{\circ} \mathrm{C}\left(\mathrm{V}_{\mathrm{D}}=0.6 \mathrm{~V}\right)\). A circuit is shown in Figure 10.
\(\mathrm{V}_{\mathrm{TC}}\) will be -1.28 mV when \(\mathrm{T}_{\mathrm{TC}}=0^{\circ} \mathrm{C}\) and the reference junction is at \(+25^{\circ} \mathrm{C}\). \(\mathrm{e}_{1}\) must be computed for the condition of \(\mathrm{T}_{\mathrm{D}}=+25^{\circ} \mathrm{C}\) to make \(\mathrm{e}_{\mathrm{IN}}=0 \mathrm{~V}\).
\[
\begin{aligned}
\mathrm{V}_{\mathrm{D}_{20^{\circ} \mathrm{C}}} & =600 \mathrm{mV} \\
\mathrm{e}_{125^{\circ} \mathrm{C}} & =600 \mathrm{mV}(51 / 2051)=14.9 \mathrm{mV} \\
\mathrm{e}_{\mathrm{IN}} & =\mathrm{e}_{2}-\mathrm{e}_{1}=\mathrm{V}_{\mathrm{TC}}+\mathrm{V}_{4}-\mathrm{e}_{1}
\end{aligned}
\]

With \(\mathrm{e}_{\text {IN }}=0\) and \(\mathrm{V}_{\mathrm{TC}}=-1.28 \mathrm{mV}\),
\[
\begin{aligned}
\mathrm{V}_{4} & =\mathrm{e}_{1}+\mathrm{e}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{TC}} \\
& =14.9 \mathrm{mV}+0 \mathrm{~V}-(-1.28 \mathrm{mV})
\end{aligned}
\]
\(\operatorname{lmA}\left(R_{4}\right)=16.18 \mathrm{mV}\)
\(R_{4}=16.18 \Omega\)

\section*{COLD JUNCTION COMPENSATION:}

The temperature reference circuit is shown in Figure 11. The diode voltage has the form
\[
\mathrm{V}_{\mathrm{D}}=\frac{\mathrm{KT}}{\mathrm{q}} \ln \frac{\mathrm{I}_{\mathrm{DIODE}}}{\mathrm{I}_{\mathrm{SAT}}}
\]

Typically at \(\mathrm{T}_{2}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{D}}=0.6 \mathrm{~V}\) and \(\Delta \mathrm{V}_{\mathrm{D}} / \Delta \mathrm{T}=\) \(-2 \mathrm{mV} /{ }^{\circ} \mathrm{C}\). \(\mathrm{R}_{5}\) and \(\mathrm{R}_{6}\) form a voltage divider for the diode voltage \(\mathrm{V}_{\mathrm{D}}\). The divider values are selected so that the gradient \(\Delta \mathrm{V}_{\mathrm{D}} / \Delta \mathrm{T}\) equals the gradient of the thermocouple at the reference temperature. At \(+25^{\circ} \mathrm{C}\) this is approximately \(52 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) (obtained from standard thermocouple table); therefore,
\[
\begin{align*}
& \Delta \mathrm{V}_{\mathrm{TC}} / \Delta \mathrm{T}=\Delta \mathrm{V}_{\mathrm{D}} / \Delta \mathrm{T}\left(\frac{\mathrm{R}_{6}}{\mathrm{R}_{5}+\mathrm{R}_{6}}\right)  \tag{2}\\
& 52 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}=200 \mu \mathrm{~V} /{ }^{\circ} \mathrm{O}\left(\frac{\mathrm{R}_{6}}{\mathrm{R}_{5}+\mathrm{R}_{6}}\right)
\end{align*}
\]
\(R_{5}\) is chosen as \(2 k \Omega\) to be much larger than the resistance of the diode. Solving for \(\mathrm{R}_{6}\) yields \(51 \Omega\).


FIGURE 11. Cold Junction Compensation Circuit.

\section*{THERMOCOUPLE BURN-OUT INDICATION}

In process control applications it is desirable to detect when a thermocouple has burned out. This is typically done by forcing the two-wire transmitter current to either limit when the thermocouple impedance goes very high. The circuits of Figures 16 and 17 inherently have down scale indication. When the impedance of the thermocouple gets very large (open) the bias current flowing into the + input (large impedance) will cause \(I_{o}\) to go to its lower range limit value (about 3.8 mA ). If up scale indication is desired the circuit of Figure 18 should be used. When the TC opens the output will go to its upper range limit value (about 25 mA or higher).

\section*{OPTIONAL INPUT OFFSET VOLTAGE TRIM}

The XTR101 has provisions for nulling the input offset voltage associated with the input amplifiers. In many applications the already low offset voltages \((30 \mu \mathrm{~V}\) max for the B grade, \(60 \mu \mathrm{~V}\) max for the A grade) will not need to be nulled at all. The null adjustment can be done with a potentiometer at pins 1, 2, and 14 as shown in Figures 5
and 6. Either of these two circuits may be used. NOTE: It is not recommended to use this input offset voltage nulling capability for elevation or suppression. See the Signal Suppression and Elevation section for the proper techniques.

\section*{OPTIONAL BANDWIDTH CONTROL}

Low-pass filtering is recommended where possible and can be done by either one of two techniques shown in Figure 12. \(C_{2}\) connected to pins 3 and 4 will reduce the bandwidth with a cutoff frequency given by,
\[
\mathrm{f}_{\mathrm{CO}}=\frac{15.9}{\left(\mathrm{R}_{1}+\mathrm{R}_{2}+\mathrm{R}_{3}+\mathrm{R}_{4}\right)\left(\mathrm{C}_{2}+3 \mathrm{pF}\right)}
\]

\section*{APPLICATION CIRCUITS}


FIGURE 13. 0 mA to 20 mA Output Converter.


FIGURE 14. Bridge Input, Voltage Excitation.


FIGURE 15. Bridge Input, Current Excitation.


FIGURE 17. Thermocouple Input with Diode Cold Junction Compensation.


FIGURE 16. Thermocouple Input with RTD Cold Junction Compensation.


FIGURE 18. Thermocouple Input with RTD Cold Junction Compensation.


FIGURE 19. Dual Precision Current Sources Operated From One Supply.


FIGURE 20. Isolated Two-Wire Current Loop.

\section*{DETAILED ERROR ANALYSIS}

The ideal output current is
\[
\begin{equation*}
\mathbf{i}_{\mathrm{O} \text { IDEAL }}=\mathbf{4 m A}+\mathbf{K} \mathbf{e}_{\mathrm{IN}} \tag{3}
\end{equation*}
\]
\(K\) is the span (gain) term, \(\left(0.016 \Omega+\left(40 / R_{S}\right)\right)\)
In the XTR101 there are three major components of error:
1. \(\sigma_{\mathrm{O}}=\) errors associated with the output stage.
2. \(\sigma_{\mathrm{S}}=\) errors associated with span adjustment.
3. \(\sigma_{\mathrm{I}}=\) errors associated with the input stage.

The transfer function including these errors is
\(\mathrm{i}_{\mathrm{ActuAL}}=\left(4 \mathrm{~mA}+\sigma_{\mathrm{o}}\right)+\mathbf{K}\left(\mathbf{1}+\sigma_{\mathrm{S}}\right)\left(\mathrm{e}_{\text {IN }}+\sigma_{\mathrm{I}}\right)\)
When this expression is expanded, second order terms ( \(\sigma_{\mathrm{S}} \sigma_{1}\) ) dropped, and terms collected, the result is \(\mathbf{i}_{\text {O }}\) actual \(=\left(4 \mathrm{~mA}+\sigma_{\mathrm{O}}\right)+\mathbf{K} \mathbf{e}_{\text {IN }}+K \sigma_{\mathrm{I}}+K \sigma_{\mathrm{S}} \mathbf{e}_{\text {IN }}\)

The error in the output current is io actual - io ideal and can be found by subtracting equations (5) and (3).
\[
\begin{equation*}
\mathbf{i}_{\mathrm{O} \text { ERROR }}=\sigma_{\mathrm{O}}+\mathbf{K} \sigma_{1}+\mathbf{K} \sigma_{\mathrm{S}} \mathbf{e}_{\mathrm{IN}} \tag{6}
\end{equation*}
\]

This is a general error expression. The composition of each component of error depends on the circuitry inside the XTR101 and the particular circuit in which it is applied. The circuit of Figure 9 will be used to illustrate the principles.
1. \(\sigma_{\mathrm{O}}=\mathrm{I}_{\mathrm{OS}}^{\mathrm{RTO}}\)
2. \(\sigma_{\mathrm{S}}=\epsilon_{\text {NONLINEARITY }}+\epsilon_{\mathrm{SPAN}}\)
\[
\text { 3. } \begin{align*}
\sigma_{\mathrm{I}}= & \mathbf{V}_{\mathrm{OSI}}+\left(\mathbf{I}_{\mathrm{B} 1} \mathbf{R}_{4}-\mathbf{I}_{\mathrm{B} 2} \mathbf{R}_{\mathrm{T}}\right)+\frac{\Delta \mathbf{V}_{\mathrm{CC}}}{\mathbf{P S R R}}  \tag{8}\\
& +\frac{\left(\mathbf{e}_{1}+\mathbf{e}_{2}\right) / 2-5 \mathbf{V}}{\mathbf{C M R R}}
\end{align*}
\]

The term in parentheses may be written in terms of offset current and resistor mismatches as \(\mathrm{I}_{\mathrm{B} 1} \Delta \mathrm{R}+\mathrm{I}_{\mathrm{os}}{ }^{\prime} \mathbf{R}_{4}\).
\[
\begin{aligned}
\mathrm{V}_{\mathrm{OSI}}{ }^{*} & =\text { input offset voltage } \\
\mathrm{I}_{\mathrm{B} 1}{ }^{*}, \mathrm{I}_{\mathrm{B} 2}{ }^{*} & =\text { input bias current } \\
\mathrm{I}_{\mathrm{OSI}}{ }^{*} & =\text { input offset current } \\
\mathrm{I}_{\mathrm{OSRTO}}{ }_{\mathrm{RT}} & =\text { output offset current error } \\
\Delta \mathrm{R} & =\mathrm{R}_{\mathrm{T}}-\mathrm{R}_{4}=\text { mismatch in resistor } \\
\Delta \mathrm{V}_{\mathrm{CC}} & =\text { change supply voltage between } \\
& \text { pins } 7 \text { and } 8 \text { away from } 24 \mathrm{~V} \text { nominal } \\
\mathrm{PSRR}^{*} & =\text { power supply rejection ratio } \\
\mathrm{CMRR}^{*} & =\text { common-mode rejection ratio } \\
\epsilon_{\mathrm{NONLIN}^{*}}= & \text { span nonlinearity } \\
\epsilon_{\mathrm{SPAN}}{ }^{*}= & \text { span equation error. Untrimmed error } \\
& =5 \% \text { max. May be trimmed to zero. }
\end{aligned}
\]

Items marked with an asterisk \(\left(^{*}\right.\) ) can be found in the Electrical Specifications.

\section*{EXAMPLE 3}

The circuit in Figure 9 with the XTR101BG specifications and the following conditions: \(\mathrm{R}_{\mathrm{T}}=109.4 \Omega\) at \(25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{T}}\) \(=156.4 \Omega\) at \(150^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=4 \mathrm{~mA}\) at \(25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{O}}=20 \mathrm{~mA}\) at \(150^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{s}}=123.3 \Omega, \mathrm{R}_{4}=109 \Omega, \mathrm{R}_{\mathrm{L}}=250 \Omega, \mathrm{R}_{\mathrm{LINE}}\) \(=100 \Omega, \mathrm{~V}_{\mathrm{DI}}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{PS}}=24 \mathrm{~V} \pm 0.5 \%\). Determine the \% error at the upper and lower range values.
A. AT THE LOWER RANGE VALUE ( \(\mathrm{T}=+\mathbf{2 5}^{\circ} \mathrm{C}\) ).
\[
\begin{aligned}
\sigma_{\mathrm{O}}= & \mathrm{I}_{\mathrm{OS}} \mathrm{RTO}= \pm 6 \mu \mathrm{~A} \\
\sigma_{\mathrm{I}}= & \mathrm{V}_{\mathrm{OSI}}+\left(\mathrm{I}_{\mathrm{B} 1} \Delta \mathrm{R}+\mathrm{I}_{\mathrm{OS1}} \mathrm{R}_{4}\right)+\frac{\Delta \mathrm{V}_{\mathrm{CC}}}{\operatorname{PSRR}} \\
& +\frac{\left(\mathrm{e}_{1}+\mathrm{e}_{2}\right) / 2-5 \mathrm{~V}}{\mathrm{CMRR}} \\
\Delta \mathrm{R}= & \mathrm{R}_{\mathrm{T}_{25}{ }^{\circ} \mathrm{C}}-\mathrm{R}_{4}=109.4-109 \approx 0 \\
\Delta \mathrm{~V}_{\mathrm{CC}}= & (24 \times 0.005)+4 \mathrm{~mA}(250 \Omega+100 \Omega)+0.6 \mathrm{~V} \\
= & 120 \mathrm{mV}+1400 \mathrm{mV}+600 \mathrm{mV} \\
= & 2120 \mathrm{mV}
\end{aligned}
\]
\[
\begin{aligned}
& \mathrm{e}_{1}=(2 \mathrm{~mA} \times 2.5 \mathrm{k} \Omega)+(\operatorname{lmA} \times 109 \Omega)=5.109 \mathrm{~V} \\
& \mathrm{e}_{2}=(2 \mathrm{~mA} \times 2.5 \mathrm{k} \Omega)+(\operatorname{lmA} \times 109.4 \Omega) \\
&= 5.1094 \mathrm{~V} \\
&\left(\mathrm{e}_{1}+\right.\left.\mathrm{e}_{2}\right) / 2-5=0.1092 \mathrm{~V} \\
& \mathrm{PSRR}= 3.16 \times 10^{5} \text { for } 110 \mathrm{~dB} \\
& \mathrm{CMRR}= 31.6 \times 10^{3} \text { for } 90 \mathrm{~dB} \\
& \sigma_{\mathrm{I}}= 30 \mu \mathrm{~V}+(150 \mathrm{nA} \times 0+20 \mathrm{nA} \times 109 \Omega) \\
&+\frac{2120 \mathrm{mV}}{3.16 \times 10^{5}}+\frac{0.1092 \mathrm{~V}}{31.6 \times 10^{3}} \\
&= 30 \mu \mathrm{~V}+2.18 \mu \mathrm{~V}+6.7 \mu \mathrm{~V}+3.46 \mu \mathrm{~V} \\
&= 42.34 \mu \mathrm{~V} \\
& \sigma_{\mathrm{S}}= \epsilon_{\text {NONLIN }}+\epsilon_{\text {SPAN }} \\
&= 0.0001+0\left(\text { assumes trim of } \mathrm{R}_{\mathrm{S}}\right) \\
& \mathrm{I}_{\mathrm{O}} \text { error }= \sigma_{\mathrm{O}}+\mathrm{K} \sigma_{\mathrm{I}}+\mathbf{K} \sigma_{\mathrm{S}} \mathrm{e}_{\mathrm{IN}} \\
& \mathrm{~K}= 0.016+\frac{40}{\mathrm{R}_{\mathrm{S}}}=0.016+\frac{40}{123.3 \Omega}=0.340 \mho \\
& \mathrm{e}_{\mathrm{IN}}= \mathrm{e}_{2}-\mathrm{V}_{4}=\mathrm{I}_{\mathrm{REF} 1} \mathrm{R}_{\mathrm{T}_{25^{\circ} \mathrm{C}}-\mathrm{I}_{\mathrm{REF} 2} \mathrm{R}_{4}} \\
& \text { since } \mathrm{R}_{\mathrm{T}_{25^{\circ} \mathrm{C}}}=\mathrm{R}_{4}, \\
& \mathrm{e}_{\mathrm{IN}}=\left(\mathrm{I}_{\mathrm{REF} 1}-\mathrm{I}_{\mathrm{REF} 2}\right) \mathrm{R}_{4}=0.4 \mu \mathrm{~A} \times 109 \Omega \\
&= 43.6 \mu \mathrm{~V}
\end{aligned}
\]

Since the maximum mismatch of the current references is \(0.04 \%\) of \(1 \mathrm{~mA}=0.4 \mu \mathrm{~A}\),
\[
\begin{aligned}
\text { Io error }= & 6 \mu \mathrm{~A}+(0.34 \mho \times 42.34 \mu \mathrm{~V})+(0.34 \mho \times \\
& 0.0001 \times 43.6 \mu \mathrm{~V})=6 \mu \mathrm{~A}+14.40 \mu \mathrm{~A} \\
& +0.0015 \mu \mathrm{~A} \\
= & 20.40 \mu \mathrm{~A} \\
& \% \text { error }=\frac{20.40 \mu \mathrm{~A}}{16 \mathrm{~mA}} \times 100 \%=
\end{aligned}
\]
\(0.13 \%\) of span at lower range value.
B. AT THE UPPER RANGE VALUE ( \(\mathbf{T}=+150^{\circ} \mathrm{C}\) ).
\[
\begin{aligned}
\Delta \mathrm{R}= & \mathrm{R}_{\mathrm{T}_{150^{\circ} \mathrm{C}}-\mathrm{R}_{4}=156.4-109.4=47 \Omega}^{\Delta \mathrm{V}_{\mathrm{CC}}=} \\
& (24 \times 0.005)+20 \mathrm{~mA}(250 \Omega+100 \Omega)+ \\
& 0.6 \mathrm{~V}=7720 \mathrm{mV} \\
\mathrm{e}_{1}= & 5.109 \mathrm{~V} \\
\mathrm{e}_{2}= & (2 \mathrm{~mA} \times 2.5 \mathrm{k} \Omega)+(1 \mathrm{~mA} \times 156.4 \Omega) \\
= & 5.156 \mathrm{~V} \\
\left(\mathrm{e}_{1}+\right. & \left.\mathrm{e}_{2}\right) / 2-5 \mathrm{~V}=0.1325 \mathrm{~V} \\
\sigma_{\mathrm{O}}= & 6 \mu \mathrm{~A} \\
\sigma_{\mathrm{I}}= & 30 \mu \mathrm{~V}+(\mathbf{1 5 0 \mathrm { nA } \times 4 7 \Omega + 2 0 \mathrm { nA } \times 1 0 9 \Omega )} \\
& +\frac{7720 \mathrm{mV}}{3.16 \times 10^{5}}+\frac{0.1325 \mathrm{~V}}{31.6 \times 10^{3}} \\
= & 30 \mu \mathrm{~V}+9.23 \mu \mathrm{~V}+24 \mu \mathrm{~V}+4.19 \mu \mathrm{~V} \\
& =67.42 \mu \mathrm{~V}
\end{aligned}
\]
\[
\begin{aligned}
\sigma_{\mathrm{S}}= & 0.0001 \\
\mathrm{e}_{\mathrm{IN}}= & \mathrm{e}_{2}^{\prime}-\mathrm{V}_{4}=\mathrm{I}_{\mathrm{REF} 1} \mathrm{R}_{\mathrm{T}_{150^{\circ} \mathrm{C}}-\mathrm{I}_{\mathrm{REF} 2} \mathrm{R}_{4}=} \\
& (\operatorname{lmA} \times 156.4 \Omega)-(\operatorname{lmA} \times 109 \Omega)=47 \mathrm{mV} \\
\mathrm{I}_{0} \text { error }= & \sigma_{\mathrm{O}}+\mathbf{K} \sigma_{\mathrm{I}}+\mathbf{K} \sigma_{\mathrm{S}} \mathrm{e}_{\mathrm{IN}}=6 \mu \mathrm{~A}+ \\
& (0.34 \mho \times 67.42 \mu \mathrm{~V})+(0.34 \mho \times 0.0001 \\
& \times 47000 \mu \mathrm{~V})=6 \mu \mathrm{~A}+22.92 \mu \mathrm{~A}+1.60 \mu \mathrm{~A} \\
= & 30.52 \mu \mathbf{A} \\
\% \text { error }= & \frac{30.52 \mu \mathrm{~A}}{16 \mathrm{~mA}} \times 100 \%= \\
& 0.19 \% \text { of span at upper range value. }
\end{aligned}
\]

\section*{CONCLUSIONS}

Lower Range: From equation (10) it is observed that the predominant error term is the input offset voltage ( \(30 \mu \mathrm{~V}\) for the B grade). This is of little consequence in many applications. Vos rti can, however, be nulled using the pot shown in Figures 5 and 6. The result is an error of \(0.06 \%\) of span instead of \(0.13 \%\) if span.
Upper Range: From equation (11), the predominant errors are \(\mathrm{I}_{\text {os rto }}(6 \mu \mathrm{~A})\), \(\mathrm{V}_{\text {os rti }}(30 \mu \mathrm{~V})\), and \(\mathrm{I}_{\mathrm{B}}(150 \mathrm{nA})\), max, B grade. Both Ios and \(V_{\text {os }}\) can be trimmed to zero; however, the result is an error of \(0.09 \%\) of span instead of \(0.19 \%\) of span.

\section*{RECOMMENDED HANDLING PROCEDURES FOR INTEGRATED CIRCUITS}

All semiconductor devices are vulnerable, in varying degrees, to damage from the discharge of electrostatic energy. Such damage can cause performance degradation or failure, either immediate or latent. As a general practice, we recommend the following handling procedures to reduce the risk of electrostatic damage.
1. Remove the static-generating materials, such as untreated plastic, from all areas that handle microcircuits.
2. Ground all operators, equipment, and work stations.
3. Transport and ship microcircuits, or products incorporating microcircuits, in static-free, shielded containers.
4. Connect together all leads of each device by means of a conductive material, when the device is not connected into a circuit.
5. Control relative humidity to as high a value as practical ( \(50 \%\) recommended).

\section*{BURR-BROWN®}


\section*{PRECISION VOLTAGE-TO-CURRENT CONVERTER/TRANSMITTER}

\section*{FEATURES}
- 4ma TO 20ma TRANSMITTER
- SELECTABLE INPUT/OUTPUT RANGES:

OV to \(+5 \mathrm{~V}, \mathbf{O V}\) to +10 V Inputs 0 mA to \(20 \mathrm{~mA}, 5 \mathrm{~mA}\) to 25 mA Outputs Other Ranges
- 0.005\% MAX NONLINEARITY, 14 BIT
- PRECISION +IOV REFERENCE OUTPUT
- SINGLE SUPPLY OPERATION
- CURRENT SOURCING TO COMMON
- WIDE SUPPLY RANGE, 13.5V TO 40V

\section*{DESCRIPTION}

The XTR110 is a monolithic precision voltage-tocurrent converter. It can convert standard 0 V to +10 V or 0 V to +5 V inputs into 4 mA to 20 mA , or 5 mA to 25 mA outputs. The required external MOS transistor keeps heat outside the XTR110 package to optimize performance under all output conditions. A precision +10 V reference output can drive 10 mA .

\section*{APPLICATIONS}
- INDUSTRIAL PROCESS CONTROL
- PRESSURE/TEMPERATURE TRANSMITTERS
- CURRENT-MODE bRIDGE EXCItation
- GROUNDED TRANSDUCER CIRCUITS
- CURRENT SOURCE REFERENCE FOR DATA ACQUISITION
- PRogrammable current source for test EQUIPMENT
- AUTOMATED MANUFACTURING
- POWER PLANT/ENERGY SYSTEM MONITORING

An external transistor can be added for more current, e.g. 33 mA for \(300 \Omega\) bridges.

The XTR110 is a key data acquisition component, designed for high noise immunity current-mode transmission. It is also ideal as a precision programmable current source for transducer circuits and test equipment.


International Airport Industrial Park - P O. Box 11400 - Tucson. Arizona 85734 - Tel. [602] 746-1111 - Twx 910-952-1111 - Cable BBRCORP - Telex 66-6491

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

At \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\mathrm{V}_{C \mathrm{C}}=+24 \mathrm{~V}\) and \(\mathrm{R}_{\mathrm{L}}=250 \Omega^{+}\)unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{XTR110AG/KP/KU} & \multicolumn{3}{|c|}{XTR110BG} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP. & MAX & \\
\hline \multicolumn{9}{|l|}{TRANSMITTER} \\
\hline \begin{tabular}{l}
Transfer Function \\
Input Range: \(\mathrm{V}_{\mathrm{IN}}{ }^{(5)}\) \(V_{\text {IN2 }}\) \\
Current, lo \\
Nonlinearity \\
Offset Current, los Initial vs Temp vs Supply, Vcc \\
Span Error Initial vs Temp vs Supply, Vcc Output Resistance Input Resistance \\
Dynamic Response Settling Time \\
Slew Rate
\end{tabular} & \begin{tabular}{l}
Specified performance \\
Specified performance \\
Specified performance \({ }^{(1)}\) \\
Derated performance \({ }^{\text {(1) }}\) \\
\(16 \mathrm{~mA} / 20 \mathrm{~mA}\) span \(^{(2)}\)
\[
\mathrm{I}_{0}=4 \mathrm{~mA}^{(1)}
\] \\
(1) \\
(1) \\
(1)
\[
\mathrm{l}_{\mathrm{o}}=20 \mathrm{~mA}
\] \\
(1) \\
(1) \\
(1) \\
From drain of FET \(\left(\mathrm{Q}_{\mathrm{ExT}}\right)^{(3)}\) \\
Vini \\
\(V_{\text {IN2 }}\) \\
\(V_{\text {fef }}\) IN \\
To 0 1\% of span \\
To \(001 \%\) of span
\end{tabular} & \[
\begin{aligned}
& 0 \\
& 0 \\
& 4 \\
& 0
\end{aligned}
\] & \(10=10[(1)\)

001
02
00003
00005
03
00025
0003
\(10 \times 10^{99)}\)
27
22
19
15
20
13 & \[
\begin{gathered}
\hline \text { IN/16) } \\
+10 \\
+5 \\
20 \\
40 \\
0025
\end{gathered}
\]
\[
0.005
\] & (N1/4) + & \begin{tabular}{l}
]/Rspan \\
0002 \\
002 \\
*. \\
005 \\
00009
\end{tabular} & \[
\begin{gathered}
* \\
* \\
* \\
0005 \\
01 \\
0003 \\
* \\
02 \\
0003
\end{gathered}
\] & V
V
mA
mA
\(\%\) of span
\% of span
\(\%\) of span \(/{ }^{\circ} \mathrm{C}\)
\(\%\) of span \(/ \mathrm{V}\)
\(\%\) of span
\(\%\) of span \(/{ }^{\circ} \mathrm{C}\)
\(\%\) of span \(/ \mathrm{V}\)
\(\Omega\)
\(\mathrm{k} \Omega\)
\(\mathrm{k} \Omega\)
\(\mathrm{k} \Omega\)
\(\mu \mathrm{sec}\)
\(\mu \mathrm{sec}\)
\(\mathrm{mA} / \mu \mathrm{sec}\) \\
\hline \multicolumn{9}{|l|}{VOLTAGE REFERENCE} \\
\hline Output Voltage vs Temp vs Supply, Vcc vs Output Current vs Time Trim Range Output Current & \begin{tabular}{l}
Line regulation Load regulation \\
Specified performance
\end{tabular} & \[
\begin{aligned}
& +995 \\
& \\
& -0.100 \\
& 10
\end{aligned}
\] & \[
\begin{gathered}
+10 \\
35 \\
00002 \\
00005 \\
100
\end{gathered}
\] & \[
\begin{gathered}
+1005 \\
50 \\
0005 \\
001 \\
+025
\end{gathered}
\] & \[
+998
\] & \[
15
\] & \[
\begin{gathered}
+10.02 \\
30 \\
* \\
*
\end{gathered}
\] & V
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\% / \mathrm{V}\)
\(\% / \mathrm{mA}\)
\(\mathrm{ppm} / 1 \mathrm{k} \mathrm{hrs}\)
V
mA \\
\hline \multicolumn{9}{|l|}{POWER SUPPLY} \\
\hline Input Voltage, \(\mathrm{V}_{\mathrm{cc}}\) Quiescent Current & Excluding lo & +135 & 3 & \[
\begin{gathered}
+40 \\
45
\end{gathered}
\] & * & * & & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{TEMPERATURE RANGE} \\
\hline ```
Specification AG, BG
            KP, KU
Operating AG BG
    KP, KU
``` & & \[
\begin{gathered}
-40 \\
0 \\
-55 \\
-25
\end{gathered}
\] & & +85
+70
+125
+85 & * & & * & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
*Specification same as AG/KP grades
+ Specifications apply to the range of RLshown in Typical Performance Curves
NOTES: (1) Including internal reference (2) Span is the change in output current resulting from a full-scale change in input voltage. (3) Within compliance range limited by \(\left(+V_{c c}-2 V\right)+V_{D S}\) required for linear operation of the FET. (4) For \(V_{\text {feF }}\) adjustment circuit see Figure 4. (5) For extended \(I_{\text {ref }}\) drive circuit see Figure 8. (5) Unit may be damaged. See "Input Voltage Range" on next page

\section*{PIN CONFIGURATION}


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} \\
\hline & \\
\hline K, U & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline Lead Temperature & \\
\hline (soldering, 10s) G, P & \(300^{\circ} \mathrm{C}\) \\
\hline (wave soldering, 3s) U & . \(260^{\circ} \mathrm{C}\) \\
\hline Output Short-Circuit Duratıon, Gat and \(V_{\text {Ref }}\) Force & \begin{tabular}{l}
Drive \\
Continuous to common and \(+\mathrm{V}_{\mathrm{cc}}\)
\end{tabular} \\
\hline Output Current Usıng Internal \(50 \Omega\) & Resistor............... 40mA \\
\hline
\end{tabular}

MECHANICAL



\section*{BURN-IN SCREENING}

Burn-in screening is an option available for both plasticand ceramic-packaged XTR110s. Burn-in duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).

Plastic "-BI" models: \(+85^{\circ} \mathrm{C}\)
Ceramic "-BI" models: \(+125^{\circ} \mathrm{C}\)
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

P Package - 16-pin Plastic DIP

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ DIM } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX \\
\hline A & 760 & 885 & 1930 & 2248 \\
\hline B & 220 & 280 & 559 & 711 \\
\hline C & 012 & 200 & 012 & 508 \\
\hline D & 015 & 023 & 038 & 058 \\
\hline F & 030 & 070 & 076 & 178 \\
\hline G & 100 BASIC & 254 BASIC \\
\hline H & 030 & 095 & 76 & 241 \\
\hline J & 008 & 015 & 020 & 038 \\
\hline K & 100 & - & 254 & - \\
\hline L & 300 BASIC & 762 BASIC \\
\hline M & - & \(15^{\circ}\) & - & \(15^{\circ}\) \\
\hline N & \multicolumn{2}{|c|}{020} & 050 & 051 & 127 \\
\hline
\end{tabular}


NOTE
Leads in true position within \(001^{\circ}\)
\((025 \mathrm{~mm}) R\) at \(M M C\) at seating plane

\section*{ORDERING INFORMATION}
\begin{tabular}{|c|c|c|}
\hline Model & Package & Temperature Range \\
\hline \begin{tabular}{l}
XTR110AG \\
XTR110BG \\
XTR110KP \\
XTR110KU
\end{tabular} & Ceramic DIP Ceramic DIP Plastic DIP Plastic SOIC & \[
\begin{gathered}
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \multicolumn{3}{|l|}{BURN-IN SCREENING OPTION See text for detalls} \\
\hline Model & Package & Burn-In Temp.
\[
(160 h)^{(1)}
\] \\
\hline XTR110AG-BI & 1 Ceramıc DIP & + \(+125^{\circ} \mathrm{C}\) \\
\hline XTR110BG-BI & Ceramic DIP & + \(125^{\circ} \mathrm{C}\) \\
\hline XTR110KP-BI & Plastıc DIP & \(+85^{\circ} \mathrm{C}\) \\
\hline XTR110KU-BI & Plastic SOIC & + \(+85^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE (1) Or equivalent combination See text

\section*{INPUT VOLTAGE RANGE}

The XTR110 can be damaged if the inputs are taken below pin 2 (COMMON). Under carefully controlled conditions, the input can be allowed to go below system ground. To determine the allowable range for the input, use the following equation:
\[
\left(\mathrm{V}_{\mathrm{REF}} \mathrm{IN} / 16\right)+\left(\mathrm{V}_{\mathrm{IN} 1} / 4\right)+\left(\mathrm{V}_{\mathrm{IN} 2} / 2\right)=0
\]

For example, assume that the standard configuration of Figure 1 is being used. In this case, \(\mathrm{V}_{\mathrm{REF}} \mathrm{IN}=10 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{IN} 2}=0 \mathrm{~V}\). The equation now becomes:
\[
(10 / 16)+\left(\mathrm{V}_{\mathrm{IN} 1} / 4\right)+(0 / 2)=0
\]

Rearranging gives:
\[
\mathrm{V}_{\mathrm{IN} 1}=-2.5 \mathrm{~V}
\]
which is the maximum negative voltage that the input can be taken to. Note, however, that this applies only as long as there is 10 V at \(\mathrm{V}_{\text {REF }} \mathrm{IN}\). If, for example, the supply for the XTR110 is interrupted, the 10 V will no longer be generated and any negative input at \(\mathrm{V}_{\text {IN1 }}\) could damage the unit.

\section*{TYPICAL PERFORMANCE CURVES}
\(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=24 \mathrm{VDC}, \mathrm{R}_{\mathrm{L}}=250 \Omega\) unless otherwise noted.


TOTAL OUTPUT ERROR vs TEMPERATURE


Io POWER SUPPLY REJECTION


JUNCTION TEMPERATURE RISE vs Vref OUTPUT CURRENT

\(V_{\text {fef }}\) Output Current (mA) (lout has minimal effect on \(T_{1}\) )



\section*{THEORY OF OPERATION}

The XTR110 is designed to convert a high level input voltage into a positive output current.
A block diagram of the XTR110 is shown in Figure 1. The circuit contains four main functional blocks: (1) a precision resistor divider network ( \(\mathbf{R}_{1}-\mathrm{R}_{5}\) ), (2) a voltage-to-current converter ( \(A_{1}, Q_{1}, R_{6}, R_{7}\) ), (3) a current-tocurrent converter ( \(\left.A_{2}, R_{8}, R_{9}, Q_{L_{1}}\right)\), and (4) a precision +10 V reference.

The precision divider network sums three input voltages to the noninverting input of \(A_{1}\). These are \(\mathrm{V}_{\text {INI }}(10 \mathrm{~V}\) full scale), \(\mathrm{V}_{\text {IN2 }}\) ( 5 V full scale), and \(\mathrm{V}_{\mathrm{REI}} \mathrm{IN}\) (for offsetting).
In the voltage-to-current converter, the op amp, \(\mathrm{A}_{1}\), forces its input voltage across the span setting resistors, \(\mathbf{R}_{6}\) and \(R_{7}\). Since \(Q_{1}\) is a high gain Darlington, base current error is negligible and all current flows to the current-tocurrent converter (into \(\mathbf{R}_{8}\) ). The transfer function including input divider is as follows:
\[
\mathrm{I}_{\mathrm{R} 8}=\left[\left(\mathrm{V}_{\mathrm{REF}} \mathrm{IN} / 16\right)+\left(\mathrm{V}_{\mathrm{IN} /} / 4\right)+\left(\mathrm{V}_{\mathrm{I} \backslash 2} / 2\right)\right] / \mathrm{R}_{\mathrm{SPAN}}
\]
where \(R_{\text {SPAN }}\) is the resistance from \(Q_{1}\) emitter to common.
The current-to-current converter is the output section of the XTR110 transmitter. The voltage across the \(500 \Omega\) resistor \(\left(R_{8}\right)\) is forced across the \(50 \Omega\) resistor ( \(R_{9}\) ) by \(A_{2}\)
and the external MOSFET (Qext). Since no current flows in the gate of the MOSFET, all current is delivered to the output. This current (Iout) is ten times the internal current through \(\mathrm{R}_{8}\). Use of the external transistor keeps power out of the precision IC to maintain accuracy.
The overall transfer function for the XTR110 transmitter is:
\[
I_{O}=10\left[\left(\mathrm{~V}_{\mathrm{RL.Y}} \mathrm{IN} / 16\right)+\left(\mathrm{V}_{\mathrm{INI}} / 4\right)+\left(\mathrm{V}_{\mathrm{IN} 2} / 2\right)\right] / R_{\text {SPAN }} .
\]

For output currents beyond 40 mA an external resistor can be used in place of \(\mathrm{R}_{9}\).
The +10 V reference provides input offsetting, e.g. 4 mA offset for the 4 ma to 20 mA output configuration. The reference can deliver 10 mA and is protected from shorts to common. Higher current can be provided for other applications by using an external NPN transistor connected to the sense and force pins.
INSTALLATION AND OPERATING INSTRUCTIONS

\section*{BASIC CONNECTION}

The basic connection of the XTR110 is the standard 0 V to +10 V input; 4 mA to 20 mA output configuration is shown in Figure 1.


NOTES: (1) To maintain accuracy, make a separate direct connection between pins 1 and 13. (2) \(\mathrm{O}_{\text {ExT }}\) is any \(P\)-channel enhancement-mode power mosfeT with appropriate voltage and power rating. PNP bipolar transistors can be used with slight degradation in end-point accuracy and linearity. For recommended devices see section on external transistor. (3) For 20 mA span, strap 4 mA and 16 mA pins together to common.

FIGURE 1. Block Diagram of the XTR110 in Basic Connection: 0 V to +10 V in, 4 mA to 20 mA out.
\(+\mathrm{V}_{\text {Cl }}\) may originate at the XTR110 site or may be brought in as part of a three-wire twisted line. Be sure to use sufficient bypassing close to the XTR110 on the \(+\mathrm{V}_{\mathrm{cc}}\) line.

\section*{EXTERNAL TRANSISTOR}

Connections to the MOSFET are gate drive (pin 14) and source resistor (pin 1). To eliminate errors due to resistance in the connection between pin I and the source of the external transistor, connect pin 13 directly to pin 1 as shown in Figure 1.
The output of A2, pin 14, is intended to drive a MOSFET or PNP external pass transistor, and for that reason, is atypical of op amp outputs. The output stage can be visualized as a \(300 \mu \mathrm{~A}\) current source in parallel with an NPN collector. The NPN is the active element that, through feedback, determines where the gate drive should be set. It is capable of sinking over 15 mA .

\section*{External MOSFET}

The XTR110 can operate with a variety of output transistors having appropriate breakdown voltage and power rating which is influenced by package type. Some general observations on package thermal characteristics are listed in Table I.
TABLE I. External Transistor Package Type and Dissipation.
\begin{tabular}{|c|l|}
\hline Package Type & \multicolumn{1}{|c|}{ Allowable Power Dissipation } \\
\hline TO-92 & Lowest Use mınımum supply and at \(+25^{\circ} \mathrm{C}\) \\
TO-237 & Acceptable Trade-off supply and temperature \\
TO-39 & Good Adequate for majority of designs \\
TO-220 & Excellent For prolonged maxımum stress \\
TO-3 & Overkill If nothıng else is available \\
\hline
\end{tabular}

Maximum power dissipation of the external transistor can be derived from the derating curve. It can also be calculated from the thermal characteristics using the equation below:
\[
\mathrm{P}_{\mathrm{A}}=\mathrm{P}_{\mathrm{I}}-\left(\mathrm{T}_{\mathrm{A}}-25\right) / \theta_{\mathrm{JA}}
\]
\(\mathrm{P}_{\mathrm{A}}=\) Power to be dissipated at \(\mathrm{T}_{\mathrm{A}}\)
\(\mathrm{T}_{\mathrm{A}}=\) Maximum ambient temperature
\(P_{1)}=\) Maximum continuous power dissipation at \(+25^{\circ} \mathrm{C}\left(\mathrm{I}_{1}, \mathrm{~V}_{\mathrm{b}}\right)\)
\(\theta_{\mathrm{JA}}=\) Junction to ambient thermal resistance
(Refer to the manufacturer's data sheet for required numbers.)
Table II shows suitable MOSFET output transistors.
Summary of points to consider for selecting the transistor are:
1. Power rating-Equal to \(1.5 \times \mathrm{P}_{\mathrm{A}}\) if possible, or at least equal to \(P_{A}\).
2. Drain-source breakdown-Greater than maximum expected \(\mathrm{V}_{\mathrm{b}}\). This includes any additional voltage that may exist between the transmitter and receiver grounds.
3. Gate-source breakdown--Greater than \(+V_{c c}\), because \(V_{C l}\) will be applied gate-to-source, under the condition of an open drain line \(\left(\mathrm{V}_{\mathrm{G} \text { ate }}\right.\) then \(\left.=0 \mathrm{~V}\right)\). Most

MOSFETS will tolerate only 20 V , but a zener ( 12 V or more) connected gate-to-source will clamp the junction and remain off during normal operation.

TABLE II. Available P-Channel MOSFETs.
\begin{tabular}{|l|l|l|l|l|}
\hline Manufacturer & Part No. & BV \(_{\text {oss }}{ }^{*}\) & BV \(_{\text {os }}{ }^{*}\) & Package \\
\hline Ferranti & ZVP1304A & -40 V & 20 V & TO-92 \\
& ZVP1304B & -40 V & 20 V & TO-39 \\
& ZVP1306A & -60 V & 20 V & TO-92 \\
& ZVP1306B & -60 V & 20 V & TO-39 \\
\hline International & & & & \\
Rectifier & IRF9513 & -60 V & 20 V & TO-220 \\
\hline Motorola & MTP8P08 & -80 V & 20 V & TO-220 \\
\hline RCA & RFL1P08 & -80 V & 20 V & TO-39 \\
& RFT2P08 & -80 V & 20 V & TO-220 \\
\hline Siliconix & VP0300B & -30 V & 40 V & TO-39 \\
(preferred) & VP0300L & -30 V & 40 V & TO-92 \\
& VP0300M & -30 V & 40 V & TO-237 \\
& VP0808B & -80 V & 40 V & TO-39 \\
& VP0808L & -80 V & 40 V & TO-92 \\
& VP0808M & -80 V & 40 V & TO-237 \\
\hline Supertex & VP1304N2 & -40 V & 20 V & TO-220 \\
& VP1304N3 & -40 V & 20 V & TO-92 \\
& VP1306N2 & -60 V & 20 V & TO-220 \\
& VP1306N3 & -60 V & 20 V & TO-92 \\
\hline
\end{tabular}
*BVoss-Drain-source breakdown voltage. \(B V_{\text {Gs-G-Gate-source }}\) breakdown voltage.

\section*{External PNP Transistor}

A PNP bipolar transistor can also be used for the output but it will result in a slight drop in end-point accuracy and linearity. A TN2905 in a TO-237 package performs adequately. The end point shifts can be calculated if the beta of the PNP is known. The offset shift is Ios/beta and the span shift is \(I_{\text {SPAN }} / b e t a\). For example, if the transistor's beta is 250 and the output range is 4 mA to 20 mA , the calculations are as follows:
\[
\begin{aligned}
& \mathrm{dI}_{\mathrm{OS}}=4 \mathrm{~mA} / 250=16 \mu \mathrm{~A}(0.1 \% \text { of span }) \\
& \mathrm{dI}_{\mathrm{SPAN}}=16 \mathrm{~mA} / 250=64 \mu \mathrm{~A}(0.4 \% \text { of span })
\end{aligned}
\]

The offset error can be corrected by using the offset correction circuitry of Figure 5. The span error due to base current loss can be compensated by connecting an external resistor, \(\mathrm{R}_{\text {PAD }}\), in parallel with the internal resistor as shown in Figure 2. \(\mathrm{R}_{\text {PAD }}\) can be calculated with the following formula:
\[
R_{\text {PAI }}=50(\text { beta }+1)
\]

Any span error due to the XTR110 itself can be corrected with the span adjust circuitry of Figure 5. Use a nominal beta to calculate the value of \(\mathrm{R}_{\mathrm{PAD}}\) if individual transistor measurements are not made. There should be enough range in the span adjust circuit to compensate for normal tolerances.
Small nonlinearity degradation ( \(0.01 \%\) typical at \(24 \mathrm{~V}_{\mathrm{CC}}\) ) results from changes in beta caused by changes in power as collector current varies from 4 mA to 20 mA . A heat sink can be added to minimize the heat dissipation effect.
A Darlington configuration (two separate PNPs) can also be used with no degradation in end-point accuracy and linearity. A \(0.047 \mu \mathrm{~F}\) capacitor across pins 13 and 14 is required for stability as shown in Figure 3. Single-
packaged Darlingtons with internal bleeder resistors are not recommended since they will severly degrade accuracy.
To select a bipolar transistor, follow the same points as for MOSFETs. Note, however, the base-emitter breakdown is not considered because this junction is forward biased should the collector open.


FIGURE 2. PNP Output Transistor ( \(\mathrm{R}_{\mathrm{P}, \mathrm{D}}\) corrects for span error caused by beta).


FIGURE 3. Darlington Output Composed of Two PNP Transistors.

\section*{COMMONS}

Careful attention should be directed toward proper connection of the commons. All commons should be joined at one point as close to pin 2 of the XTRIIO as possible. The exception is the \(I_{0,}\), return. It can be returned to any place where it will not modulate the common at pin 2.

\section*{VOLTAGE REFERENCE}

The reference voltage is accurately regulated at pin 12 ( \(\mathrm{V}_{\mathrm{R} 11}\) sense). To preserve accuracy, any load including pin 3 should be connected to this point.
The circuit in Figure 4 shows coarse and fine adjustment of the voltage reference.


FIGIURE 4. Optional Adjustment of Reference Voltage.

\section*{OFFSET (ZERO) ADJUSTMENT}

The offeet current can be adjusted by using the potentiometer, \(\mathrm{R}_{1}\), shown in Figure 5. The procedure is to set the input voltage to sero and then adjust \(R\), to give 4 mA at the output. For spans starting at 0 mA , the following special procedure is recommended: set the input to a small nonzero value and then adjust \(\mathrm{R}_{1}\) to the proper output current. When the input is cero the output will be zero. Figures 6 and 7 show graphically how offset is adjusted.

\section*{SPAN ADJUSTMENT}

The span is adjusted at the full-scale output current using the potentiometer, \(\mathrm{R}_{2}\), shown in Figure 5. This adjustment is interactive with the offset adjustment, and a lew iterations may be necessary. For the circuit shown, set the input voltage to +10 V full scale and then adjust \(R_{2}\) to give 20 mA full-scale output. Figures 6 and 7 show graphically how span is adjusted.
The values of \(R_{2}, R_{3}\), and \(R_{4}\) for adjusting the span are determined as follows: choose \(R_{4}\) in series to slightly decrease the span; then choose \(R_{2}\) and \(R_{i}\) to increase the span to be adjustable about the center value.


FIGURE 5. Offset and Span Adjustment Circuit for 0 V to +10 V Input, 4 mA to 20 mA Output.


FIGURE 6. Zero and Span of 0 V to +10 V Input, 4 mA to 20 mA Output Configuration (see Figure 5).


FIGURE 7. Zero and Span of 0 V to \(+10 \mathrm{~V}_{\mathrm{I}}, 0 \mathrm{~mA}\) to 20 mA Output Configuration (see Figure 5).

\section*{ERROR CALCULATIONS}

Errors can be calculated by considering these key parameters:
1. Offset Current (Intial, vs Temperature, vs Supply)
2. Span Error (Initial, vs Temperature, vs Supply)
3. Nonlinearity

Lower errors can readily be obtained by externally adjusting the initial offset and span errors to zero (see Performance Curves).

\section*{EXTENDED REFERENCE CURRENT DRIVE}

The current drive capability of the XTR110's internal reference is 10 mA . This can be extended if desired by adding an external NPN transistor shown in Figure 8.


FIGURE 8. Extended Reference Current Drive.

\section*{LOW TEMPERATURE COEFFICIENT (TC) OPERATION}

Although the precision resistors in the XTRIIO track within \(\mathrm{lppm}{ }^{\circ} \mathrm{C}\), the output current depends upon the absolute temperature coefficient of any one of the resistors, \(\mathbf{R}_{6}, \mathbf{R}_{7}, \mathbf{R}_{x}\), and \(\mathbf{R}_{9}\). Since the absolute TC of the resistors is \(20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), maximum, the TC of the output current can have \(20 \mathrm{ppm}{ }^{\circ} \mathrm{C}\) drift. For low TC operation, zero TC resistors can be substituted for either the span resistors ( \(\mathrm{R}_{6}\) or \(\mathrm{R}_{-}\)) or for the source resistor ( \(\mathrm{R}_{9}\) ) but not both.

\section*{EXTENDED SPAN}

For spans beyond 40 mA , the internal \(50 \Omega\) resistor ( \(\mathrm{R}_{9}\) ) may be replaced by an external resistor connected between pins 13 and 16 .
Its value can be calculated as follows:
\[
R_{1 \backslash 1}=R_{y}\left(\operatorname{Span}_{(1 . D)} / \operatorname{Span}_{\backslash w}\right)
\]

Since the internal thin-film ressstors have a \(20 \%\) absolute value tolerance, measure \(R_{y}\) before determining the final value of \(R_{1} \backslash\). Self-heating of \(R_{1}\), can cause nonlinearity. Therefore, choose one with a low TC and adequate power rating. See Figure 14 for application.

\section*{STANDARD CURRENT RANGES OR SPANS}

Table III shows the pin connections for standard XTR 110 current ranges.

TABLE III. Pin Connections for Standard Ranges.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Input Range (V) & Output Range (mA) & Pin 3 & Pin 4 & Pin 5 & Pin 9 & Pin 10 \\
\hline 0-10 & 0-20 & Com & Input & Com & Com . & Com \\
\hline 2-10 & 4-20 & Com & Input & Com & Com & Com \\
\hline 0-10 & 4-20 & +10V Ref & Input & Com & Com & Open \\
\hline 0-10 & 5-25 & +10V Ref & Input & Com & Com & Com \\
\hline 0-5 & 0-20 & Com & Com & Input & Com & Com \\
\hline 1-5 & 4-20 & Com & Com & Input & Com & Com \\
\hline 0-5 & 4-20 & +10V Ref & Com & input & Com & Open \\
\hline 0-5 & 5-25 & +10V Ref & Com & Input & Com & Com \\
\hline
\end{tabular}

\section*{TYPICAL APPLICATIONS}

The XTR110 is ideal for a variety of applications requiring high noise immunity current-mode signal transmission. The precision +10 V reference is convenient and can be exciting for bridges and transducers. Selectable ranges make it very useful as a precision programmable current
source. The compact design and low price of the XTR110 allow versatility with a minimum of external components and design engineering expense.

Figures 9 through 16 show typical applications of the XTR110.


FIGURE 9. 4mA to 20 mA Single-Supply Thermistor Transmitter for Energy Management Systems.


FIGURE 10. 4mA to 20mA Single-Supply Bridge Transmitter.


FIGURE 11. Isolated 4 mA to 20 mA Channel


FIGURE 12. 0 mA to 20 mA Single-Supply Thermocouple Transmitter.


FIGURE 13. \(\pm 200 \mathrm{~mA}\) Current Pump.


FIGURE 14．0A to 10A High Current Voltage－to－ Current Converter．
＊For 0－5V INPUT USE PIN 5 and ground pin 4

FIGURE 15．High Level Input 4ma to 20mA Two－Wire Transmitter．


FIGURE 16．Multidrop Analog Communication Link（Linear Mixer）with High Noise Immunity．


\section*{Digitally Controlled Programmable Gain INSTRUMENTATION AMPLIFIER}

\section*{FEATURES}
- 11 BINARY GAINS - 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024V/V
- 4-BIT TTL GAIN CONTROL
- EXCELLENT GAIN NONLINEARITY
\(0.01 \%\) max at \(\mathrm{G}=1024 \mathrm{~V} / \mathrm{V}\)
- LOW GAIN ERRORS - 0.02\% max
- LOW GAIN DRIFT - 10ppm/ºC max
- LOW VOLTAGE DRIFT
\(1 / \mathrm{V} /{ }^{\circ} \mathrm{C} \max \mathrm{RTI}, \mathrm{G}=1024 \mathrm{~V} / \mathrm{V}\)
- HIGH CMR - 110 dB min, \(\mathrm{G}=1024 \mathrm{~V} / \mathrm{V}\)
- HIGH INPUT IMPEDANCE - \(10 \times 10^{9} \Omega\)
- LOW OFFSET VOLTAGE
\(22 \mu \mathrm{~V}\) max RTI, \(\mathrm{G}=1024 \mathrm{~V} / \mathrm{V}\)
2 mV max RTI, \(\mathrm{G}=1 \mathrm{IV} / \mathrm{V}\)


\section*{DESCRIPTION}

The 3606 is a self-contained, Programmable Gain Instrumentation Amplifier (PGIA) whose gain can be changed in 11 binary weighted steps from 1 to \(1024 \mathrm{~V} / \mathrm{V}\). The gain control is accomplished through a 4-bit TTL input.
The PGilA function allows the user to deal with wide dynamic range signals while maintaining high system resolution. For example: when used with a 10 -bit A to D converter in a "floating point" system, the \(2^{10}\) gain range of the 3606, plus the \(2^{10}\) range of the converter produces a total system resolution of \(2^{20}\) (|| \(1,000,000: 1\) ).
Desirable characteristics of a high performance instrumentation amplifier are offered by the 3606: high input impedance ( \(10 \mathrm{G} \Omega\) ), excellent gain nonlinearity ( \(0.01 \%\) \(\max , \mathrm{G}=1024 \mathrm{~V} / \mathrm{V} ; 0.02 \%\) max, \(\mathrm{G}=1 \mathrm{~V} / \mathrm{V}\) ), high common-mode rejection ( 100 dB min, \(G \geqslant 4 V ; V\) ), low gain error ( \(0.02 \%\) max with no trimming required), low gain temperature coefficient ( \(10 \mathrm{ppm}{ }_{/}{ }^{\prime \prime} \mathrm{C} \mathrm{max}\) ), and low offset voltage drift vs temperature ( \(1 \mu \mathrm{~V} /{ }^{\text {" }} \mathrm{C}\) max, \(\mathrm{RTI}, \mathrm{G}\) \(=1024\) ).

Added to these outstanding instrumentation amplifier characteristics is the ability to change 3606's gain under control of a 4-bit TTL input word. An important characteristic of the 3606 PGIA is its low change in offset
plus laser trimming minimized this change to a maximum of \(\pm 25 \mathrm{mV}\) with no external adjustments. With two simple offset adjustments the change can be limited to less than 2 mV ( 1 mV typ) at the output over the entire IV/V to \(1024 \mathrm{~V} / \mathrm{V}\) gain range.
A simplified schematic of the 3606 is shown in Figure 1. The circuit consists of a variable gain high input impedance voltage follower input stage (A1 and A2) followed by a unity gain difference amplifier (A3) with a variable gain output stage (A4).
Common-mode voltage is derived for active guard drive to improve system common-mode rejection. Two-pole, low-pass filtering can easily be implemented on the output stage to reduce noise bandwidth and improve system signal-to-noise operation. A latch function is provided to inhibit gain changes while the digital gain control input is changed.
Burr-Brown's instrumentation grade monolithic operational amplifiers, high stability precision thin-film resistor networks and advanced laser-trimming techniques are used by the 3606 to achieve a performance, size and cost combination never before achieved in a PGIA. It is available in a 32-pin dual-in-line ceramic package.


FIGURE 1. Simplified Schematic.

SPECIFICATIONS

\section*{ELECTRICAL}

Typical at \(+25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{\(3803 A^{(1)}\)} & \multicolumn{3}{|c|}{\(3606 B^{(1)}\)} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{9}{|l|}{GAIN, \(\mathrm{G}^{(2)}\)} \\
\hline \begin{tabular}{l}
Inaccuracy \\
Nonlinearity \({ }^{(3)}\) \\
Drift vs Temperature vs Time
\end{tabular} & \[
\begin{gathered}
G=1 \text { to } 1024, l o=1 \mathrm{~mA} \\
G=1 \text { to } 16 \\
G=32 \text { to } 128 \\
G=256 \text { to } 1024 \\
G=1 \text { to } 1024 \\
G=1 \text { to } 1024
\end{gathered}
\] & & \[
\begin{gathered}
\pm 0.02 \\
0.001 \\
0.003 \\
0.005 \\
\pm 5 \\
\pm 0.01
\end{gathered}
\] & \[
\begin{gathered}
\pm 0.05 \\
0.002 \\
0.004 \\
0.01 \\
\pm 10
\end{gathered}
\] & & \(\pm 0.01\)
\(*\)
\(*\)
\(*\) & \(\pm 0.02\)
\(*\)
\(*\)
\(*\) & \(\%\)
\(\%(5)\)
\(\%\)
\(\%\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\% / 1000 \mathrm{hrs}\) \\
\hline \multicolumn{9}{|l|}{RATED OUTPUT} \\
\hline Voltage Current Impedance & \[
\begin{aligned}
& I_{0}= \pm 5 \mathrm{~mA} \\
& V_{0}= \pm 10 \mathrm{~V}
\end{aligned}
\] & \[
\begin{gathered}
\pm 10 \\
\pm 5
\end{gathered}
\] & \[
\begin{aligned}
& \pm 12 \\
& \pm 10 \\
& 0.05
\end{aligned}
\] & & * & * & & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\Omega \\
\hline
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{INPUT CHARACTERISTICS} \\
\hline Absolute Max Voltage Common-Mode Voltage Range Differential Impedance Common-Mode Impedance & No damage Linear operation & \(\pm 10\) & \begin{tabular}{l}
\(\pm 10.5\) \\
10 || 3 \\
10 || 3
\end{tabular} & \(\pm \mathrm{Vcc}\) & * & * & * & \[
\begin{gathered}
v \\
v \\
109 \Omega \| \mathrm{pF} \\
109 \Omega \| \mathrm{pF}
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{OFFSET VOLTAGE, RTO \({ }^{(4)}\)} \\
\hline \begin{tabular}{l}
Initial at \(+25^{\circ} \mathrm{C}^{(3)}\) \\
vs Temperature \\
vs Time \\
vs Supply \\
vs Gain \({ }^{(1)}\)
\end{tabular} & \begin{tabular}{l}
\[
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\] \\
With trimming
\end{tabular} & & \[
\begin{gathered}
\pm(0.02 \mathrm{G} \\
+1) \\
( \pm 0.0015 \mathrm{G} \\
\left. \pm 0.03 \mathrm{G}_{2}\right) \\
( \pm 0.001 \mathrm{G} \\
\left. \pm 0.01 \mathrm{G}_{2}\right) \\
( \pm 0.002 \mathrm{G} \\
\left. \pm 0.04 \mathrm{G}_{2}\right) \\
\pm 1
\end{gathered}
\] & \[
\begin{gathered}
\pm(0.04 \mathrm{G} \\
+2) \\
( \pm 0.003 \mathrm{G} \\
\left. \pm 0.05 \mathrm{G}_{2}\right)
\end{gathered}
\] & & \[
\begin{gathered}
\pm(0.01 \mathrm{G} \\
+1) \\
( \pm 0.0005 \mathrm{G} \\
\left. \pm 0.01 \mathrm{G}_{2}\right)
\end{gathered}
\] & \[
\begin{gathered}
\pm(0.02 \mathrm{G} \\
\quad+2) \\
( \pm 0.001 \mathrm{G} \\
\pm 0.02 \mathrm{G} 2)
\end{gathered}
\] & mV \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) \(\mathrm{mV} / \mathrm{mo}\) mV/V mV \\
\hline \multicolumn{9}{|l|}{INPUT BIAS CURRENT} \\
\hline Initial vs Temperature vs Supply Voltage & \[
\begin{gathered}
+25^{\circ} \mathrm{C} \\
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{gathered}
\] & & \[
\begin{aligned}
& \pm 15 \\
& \pm 0.3 \\
& \pm 0.1
\end{aligned}
\] & \(\pm 50\) & & \(\pm 5\)
\(*\) & \(\pm 20\) & nA nA/ \({ }^{\circ} \mathrm{C}\) nAN \\
\hline \multicolumn{9}{|l|}{INPUT DIFFERENCE CURRENT} \\
\hline Initial vs Temperature vs Supply Voltage & \[
\begin{gathered}
+25^{\circ} \mathrm{C} \\
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{gathered}
\] & & \(\pm 15\)
\(\pm 0.5\)
\(\pm 0.1\) & \(\pm 50\) & & \(\pm \begin{gathered} \pm \\ *\end{gathered}\) & \(\pm 20\) & nA \(n A /{ }^{\circ} \mathrm{C}\) nAN \\
\hline \multicolumn{9}{|l|}{INPUT NOISE} \\
\hline Voltage 0.01 Hz to 10 Hz 10 Hz to 1 kHz Current 0.01 Hz to 10 Hz 10 Hz to 1 kHz & \[
\begin{gathered}
\text { RSOURCE } \leq 5 \mathrm{k} \Omega \\
\mathrm{G}=1024
\end{gathered}
\] & & \[
\begin{aligned}
& 1.4 \\
& 1.0 \\
& 70 \\
& 20
\end{aligned}
\] & & & * & & \begin{tabular}{l}
\(\mu \mathrm{V}\), p-p \(\mu \mathrm{V}\), rms \\
nA, p-p \(\mathrm{nA}, \mathrm{rms}\)
\end{tabular} \\
\hline \multicolumn{9}{|l|}{COMMON-MODE REJECTION} \\
\hline \begin{tabular}{l}
DC, 1k \(\Omega\) Source Imbalance
\[
\begin{aligned}
& \mathrm{G}=1,2 \\
& \mathrm{G}=4 \text { to } 6 \\
& \mathrm{G}=32 \text { to } 1024
\end{aligned}
\] \\
\(60 \mathrm{~Hz}, 1 \mathrm{k} \Omega\) Source Imbalance
\[
\begin{aligned}
& \mathrm{G}=1,2 \\
& \mathrm{G}=4 \text { to } 16 \\
& \mathrm{G}=32 \text { to } 1024
\end{aligned}
\]
\end{tabular} & & \[
\begin{gathered}
80 \\
90 \\
100 \\
\\
80 \\
90 \\
100 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
90 \\
100 \\
114 \\
\\
86 \\
96 \\
106
\end{gathered}
\] & & 90
100
110
\(*\) & \[
\begin{gathered}
100 \\
110 \\
114 \\
* \\
* \\
*
\end{gathered}
\] & & \begin{tabular}{l}
dB \\
dB \\
dB \\
dB \\
dB \\
dB
\end{tabular} \\
\hline \multicolumn{9}{|l|}{DYNAMIC RESPONSE} \\
\hline \[
\begin{aligned}
& \pm 3 \mathrm{~dB} \text { Response } \\
& \mathrm{G}=1 \\
& \mathrm{G}=32 \text { to } 128 \\
& \mathrm{G}=256 \text { to } 1024 \\
& \pm 1 \% \text { Response } \\
& \mathrm{G}=1 \\
& \mathrm{G}=32 \text { to } 128 \\
& \mathrm{G}=256 \text { to } 1024 \\
& \text { Slew Rate } \\
& \text { Settling Time } \\
& \text { to } 1 \% \\
& \text { to } 0.1 \% \\
& \text { to } 0.01 \%
\end{aligned}
\] & \begin{tabular}{l}
Small Signal \\
Small Signal
\[
\begin{gathered}
G=1 \\
G=128
\end{gathered}
\]
\end{tabular} & 0.2 & \[
\begin{gathered}
100 \\
40 \\
10 \\
40 \\
8 \\
8 \\
3 \\
0.5 \\
\\
75 \\
100 \\
200
\end{gathered}
\] & & * &  & . . & \begin{tabular}{l}
kHz kHz kHz kHz \\
kHz kHz kHz \(\mathrm{V} / \mu \mathrm{sec}\) \(\mu \mathrm{sec}\) \(\mu \mathrm{sec}\) \(\mu \mathrm{sec}\)
\end{tabular} \\
\hline
\end{tabular}

\section*{ELECTRICAL（CONT）}

Typical at \(+25^{\circ} \mathrm{C}\) ．unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{3606A \({ }^{(1)}\)} & \multicolumn{3}{|c|}{36068 \({ }^{\text {（1）}}\)} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{9}{|l|}{LOGIC VOLTAGES} \\
\hline \[
\begin{aligned}
& \text { "0" Level }{ }^{(7)} \\
& " 1 " \text { Leve }{ }^{(7)} \\
& \text { Absolute Max }
\end{aligned}
\] & No damage & ＋24 & \[
\begin{gathered}
0 \\
+50
\end{gathered}
\] & \[
\begin{gathered}
+04 \\
+7
\end{gathered}
\] & － & ＊ & ＊ & V
V
V \\
\hline \multicolumn{9}{|l|}{ANALOG SUPPLY} \\
\hline \begin{tabular}{l}
Rated Voltage \\
Voltage Range，Derated Performance \\
Current．quiescent
\end{tabular} & & \(\pm 8\) & \[
\begin{array}{r} 
\pm 15 \\
\pm 10 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& +18 \\
& +20
\end{aligned}
\] & － & － & － & \[
\begin{aligned}
& \hline \text { VDC } \\
& \text { VDC } \\
& \mathrm{mA}
\end{aligned}
\] \\
\hline \multicolumn{9}{|l|}{DIGITAL SUPPLY} \\
\hline Rated Voltage Voltage Range Current quiescent & & ＋45 & \[
\begin{aligned}
& +5 \\
& 10
\end{aligned}
\] & ＋5 5 & ＊ & － & － & \[
\begin{aligned}
& \hline \mathrm{VDC} \\
& \mathrm{VDC} \\
& \mathrm{~mA} \\
& \hline
\end{aligned}
\] \\
\hline \multicolumn{9}{|l|}{TEMPERATURE RANGE} \\
\hline Specification Storage & & \[
\begin{aligned}
& -25 \\
& -40
\end{aligned}
\] & & \[
\begin{gathered}
+85 \\
+100
\end{gathered}
\] & － & & \(\stackrel{ }{ }\) & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
\({ }^{\circ}\) Specifications same as 3606A

\section*{NOTES}

1 Specify 3606AG or 3606BG for ceramic package
5 May be adjusted to zero
\(2 \mathrm{G}=\mathrm{G}_{1} \times \mathrm{G}_{2}\)
3 Nonlinearity is the maximum peak deviation from the best straight－line as a percent of full scale peak－to－peak output
4 RTO＝Referred To Output．May be referred to input by dividing by gain \(G\)

\section*{MECHANICAL}


Trimmed according to Figure 8
7 All digital inputs are 1 TTL unit load

\section*{PIN DESIGNATIONS}
\begin{tabular}{|c|c|c|c|c|c|}
\hline PIN NO． & DESIG． & FUNCTION & PIN NO． & DESIG． & FUNCTION \\
\hline 1 & －V & －15V Analog Supply & 17 & \(\mathrm{D}_{0}\) & Digital Input，LSB \\
\hline 2 & －IN & Inverting Input & 18 & \(\mathrm{D}_{1}\) & Digital Input，next LSB \\
\hline 3 & \(J_{1}\) & Output of \(\mathrm{A}_{3}\) & 19 & G & Latch \\
\hline 4 & None \({ }^{\text {I }}\) & Optıonal A4 Offset Trım & 20 & DIG GND & Digital Ground \\
\hline 5 & こJ & Summing Junction of \(A_{4}\) & 21 & \(\mathrm{D}_{2}\) & Digital Input，next MSB \\
\hline 6 & None \({ }^{\text {I }}\) & Optıonal A4 Offset Trım & 22 & \(\mathrm{D}_{3}\) & Digital Input，MSB \\
\hline 7 & F & Low－Pass Filter Pin & 23 & ＋5 & ＋5 Digital Supply \\
\hline 8 & \(J_{2}\) & Input to \(\mathrm{A}_{4}\) & 24 & None \({ }^{\text {，}}\) & No Internal Connection \\
\hline 9 & R1 & Output Reference & 25 & None， & No Internal Connection \\
\hline 10 & 0 & Output & 26 & Gaın & Optıonal External Gaın \\
\hline 11 & \(\mathrm{S}_{1}\) & Sense G＝ 1 & 27 & Gaın & Optıonal External Gaın \\
\hline 12 & S2 & Sense G＝ 4 & 28 & （None， & Input CMV \\
\hline 13 & \(\mathrm{S}_{3}\) & Sense G＝ 2 & 29 & ＋IN & Nonınvertıng Input \\
\hline 14 & \(\mathrm{R}_{2}\) & Output Reference & 30 & ＋V & ＋15V Analog Supply \\
\hline \[
15
\] & ANA GND & Analog Ground & 31 & BAL \(\}\) & Optional Input Stage \\
\hline 16 & None： & No Internal Connection & 32 & BAL \(\}\) & Offset Null \\
\hline
\end{tabular}

\section*{TYPICAL PERFORMANCE CURVES}

Typical at \(+25^{\circ} \mathrm{C}\) unless otherwise noted


\section*{INSTALLATION AND OPERATING INSTRUCTIONS}

\section*{POWER SUPPLY CONNECTIONS}

Figure 2 shows the proper analog and digital power supply connections．Ihe analog supplies should be decoupled with \(1 \mu \mathrm{~F}\) tantalum and 1000 pF ceramic capacitors as close to the amplifier as possible．Because the amplifier is direct－coupled it must have a ground return path for the bias currents associated with the amplifier inputs at pins 2 and 29．It the ground return path is not inherent in the signal source（floating source） it must be provided externally．The ground return resistance（ \(\left.R_{(, R}\right)\) should be kept as low as practical．An upper limit of approximately \(50 \mathrm{M} \Omega\) is established by the input bias currents of the amplifier and its common－ mode voltage．


FIGURE 2．Power Supply and Ground Connections．

\section*{SIGNAL CONNECTIONS}

Basic signal connections are shown in Figure 3．The connection to pin 14 completes the difference amplifier of \(A_{3}\)（see Figure 1）．The 3 to 8 jumper connects the output stage．The pin 9 connection provides a divide－by－two attenuator for the \(\mathrm{A}_{\downarrow}\) stage．This is necessary to limit the signal on the output stage switches to maintain signal linearity．The pin 11,12 and 13 connections to pin 10 close the feedback loop around \(\mathrm{A}_{4}\) ．


FIGURE 3．Basic Signal Connections．
In the equation shown in Figure 3，\(G_{1}\) is the input stage gain and \(G_{2}\) is the output stage gain．CMRR is the
common－mode rejection ratio \([C M R(\) in \(d B)=20 \log\) CMRR（in V／V）］．Common－mode voltage shown as \(\mathrm{E}_{(1)}\) is actually the average of the two voltages appearing at the two inputs（pins 29 and 2 ）with respect to pin 15 （ \(\mathrm{V}_{1}\) and \(V_{2}\) ）．

\section*{GAIN SETTING}

Gain is determined by a 4－bit digital word applied to the input \(D_{0}\) through \(D_{3}\)（see Figure 1）．Pin 19 provides a latch function for the inputs．When pin 19 is a logic 0 ， changes on the \(D_{11}\) through \(D_{3}\) inputs are inhibited．Pın 19 should be at +5 V if the latch is not used．
A gain state truth table is shown in Table I．Gains are determined by the resistor networks shoun in Figure 1. For the state \(D_{3}, D_{2}=0,0\) ，the input stage gain is a function of the gain setting resistor \(R_{c}\) ，connected between pins 26 and 27．If gains of 1,2 and 4 are desured，no connection should be made to pins 26 and 27 and the resistance across these pins should be kept high with respect to \(40 \mathrm{k} \Omega(>400 \mathrm{M} \Omega)\) ．
Gain accuracy is established by laser－trımmıng the thım－ film resistor networks during assembly．Noexternal．user trimming is required．

\section*{OUTPUT OFFSET}

Output offset may be varied by either of two methods shown in Figure 4．Sources at pin 9 and pin 14 apply voltages to the noninverting inputs of \(A_{+}\)and \(A_{3}\) respect－ ively（see Figure 1）．Since the output stage gaın occurs after these points，the output voltage blas established with \(V_{R 1}\) and \(V_{R 2}\) will vary with the output gain，（iz Sources connected at pins 9 and 14 must have resistances low with respect to \(10 \mathrm{k} \Omega\) in order not to disturb gam accuracy and common－mode rejection．


FIGURE 4．Output Offsetting．

\section*{LOW－PASS FILTER}

For low frequency signals，system performance may be improved by reducing noise bandwidth in the amplifier． This may be accomplished with the addition of one or two external capacitors as shown in Figure 5．\(C_{2}\) is connected to a \(10 \mathrm{k} / 10 \mathrm{k}\) attenuator and \(\mathrm{C}_{1}\) is connected as a feedback element across A4（see Figures I and 5）．The transfer function is：
\[
\frac{v_{01}}{v_{11}}=\left[\frac{10 \times 10^{2}}{100 \times 10^{6} S\left(C_{2}+330 \times 10^{-12}\right)+20 \times 10^{2}}\right]\left[1+\frac{10 \times 10}{10 \times 10^{1} R_{1} 5 C_{1}+R_{1}}\right]
\]

TABLE I. Gain State Truth Table.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|r|}{Digital Inputs
\[
\left(\mathrm{G}_{1}\right) \quad\left(\mathrm{G}_{3}\right)
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
G_{1} \\
\text { ( } A_{1} \text { and } A_{2} \text { ) } \\
\text { (Pins } 2 \text { \& } 29 \text { to 3) } \\
\hline
\end{gathered}
\]} & \multirow[t]{2}{*}{\(\mathrm{G}_{2}\)
( \(\mathrm{A}_{4}\) )
(Pin 8 to Pin 10)} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{G}_{1} \cdot \mathbf{G}_{2} \\
\left(\mathbf{R}_{\mathbf{\prime}}, *=\infty\right) \\
\hline
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\mathbf{G}_{1} \cdot \mathbf{G}_{2} \\
\left(\mathrm{R}_{\mathrm{C}}, * \neq \infty\right) \\
\hline
\end{gathered}
\]} \\
\hline \(\mathrm{D}_{3}\) & \(\mathrm{D}_{2}\) & \(\mathrm{D}_{1}\) & \(\mathrm{D}_{10}\) & & & & \\
\hline 0 & 0 & 0 & 0 & & 1 & 1 & \(1\left(1+40 k_{/} R_{1}\right)\) \\
\hline 0 & 0 & 0 & 1 & & 2 & 2 & \(2\left(1+40 k, R_{6}\right)\) \\
\hline 0 & 0 & 1 & 0 & \(1+40 k, R_{6}\) & 4 & 4 & \(\mathbf{4}\left(1+40 k_{/} R_{6}\right)\) \\
\hline 0 & 0 & 1 & 1 & & 4 & 4 & 4( \(1+40 \mathrm{k}, \mathrm{R}_{1}\) ) \\
\hline 0 & 1 & 0 & 0 & & 1 & 4 & 4 \\
\hline 0 & 1 & 0 & 1 & 4 & 2 & 8 & 8 \\
\hline 0 & 1 & 1 & 0 & 4 & 4 & 16 & 16 \\
\hline 0 & 1 & 1 & 1 & & 4 & 16 & 16 \\
\hline 1 & 0 & 0 & 0 & & 1 & 32 & 32 \\
\hline 1 & 0 & 0 & 1 & & 2 & 64 & 64 \\
\hline 1 & 0 & 1 & 0 & 32 & 4 & 128 & 128 \\
\hline 1 & 0 & 1 & 1 & & 4 & 128 & 128 \\
\hline 1 & 1 & 0 & 0 & & 1 & 256 & 256 \\
\hline 1 & 1 & 0 & 1 & & 2 & 512 & 512 \\
\hline 1 & 1 & 1 & 0 & 256 & 4 & 1024 & 1024 \\
\hline 1 & 1 & 1 & 1 & & 4 & 1024 & 1024 \\
\hline
\end{tabular}
*RG connected between pins 26 and 27

The first term is a first order filter. The second term is more complex. \(\mathrm{R}_{\mathrm{I}}\) varies w ith the output stage gain -1.4 k for \(B_{2}=4\) (see Figure 1). The " \(1+\ldots\) " nature of the transfer function prevents a true first order filter rolloff.
For most applicatıons, the first order low-pass filter obtained by \(C_{2}\) provides sufficient filtering. The value \(C_{2}\) required tor a desired cutoff frequency ( \(f_{z}\) in \(H /\) ) is obtained by the equation shown in Figure 5.


FIGURE 5. Low-Pass Filter Connections.

\section*{LARGER OUTPUT CURRENT}

The output current rating of the 3606 is a mınımum of \(\pm 5 \mathrm{~mA}\). The linearity of the gain is affected by output current. See Typical Performance Curves. Optimum Inearity is achieved with \(\mathrm{I}_{0} \leqslant 1 \mathrm{~mA}, \mathrm{I}_{0} \leqslant 5 \mathrm{~mA}\) is acceptable. Above 5 mA it may be desirable to use a power or current booster as shown in Figure 6. Burr-


FIGURE 6. Output Current Booster.

Brown's 3329 will provide \(\pm 100 \mathrm{~mA}\) output while BurrBrown's 3553 will suppl \(\pm 200 \mathrm{~mA}\). When ether booster is placed inside the feedback loop as shown, the booster's offset voltage produces no significant errors unce it is dıided by the open-loop gain of the output stage.

\section*{GUARD DRIVE CONNECTIONS}

Use of the guard drive connection show in Figure 7 can improve system common-mode rejection when the distributed capacitance of the input lines is significant. The


FIGURE 7. Guard Drive Connections.
common-mode voltage which appears on the input lines and on pins 29 and 2 is computed by the \(3606\left[\left(V_{1}+\right.\right.\) \(\left.V_{2}\right)\) 2] and appears at pin 28 . It is then ted back to the shield so that the voltage across the distributed capacitances is minimized. This reduces the common-mode current and improves common-mode rejection. The operational amplifier in the voltage follower configuration is used to supply more current than can be obtained from the 20 k resistors connected internally to pin 28 (see Figure 1).

\section*{OFFSET TRIM}

Offset voltages of the 3606 are reduced by laser-trimming during assembly. This reduces the initial offset voltage and the offset voltage change with gain change to levels that are acceptable for most applications. For more critical applications the offset voltages can be externally
nulled to /ero. The following steps should be followed (see Figure 8).


FIGURE 8 Optıonal Offset Trim.
1. Adjust both \(R_{1}\) and \(R_{2}\) to mid-range.

2 Set the gan to mınimum (IV V)
3 Adjust \(\mathrm{R}_{1}\) to make \(\mathrm{V}_{\text {or }}\) I equal ero.
4 Set the gain to maxımum ( 1024 V V )
5. Adjust \(\mathrm{R}_{2}\) to make \(\mathrm{V}_{\mathrm{O} 1}\) । equal /ero.

By using this technıque, the change in output offset voltage caused by a gain change of IV V to \(1024 \mathrm{~V}, \mathrm{~V}\) may be reduced to, typically 1 mV instead of 10 mV with no external trımming. Trımming may cause the offset voltage drift vs temperature to increase slightly.

\section*{APPLICATIONS}

A typical application of 3606 in a microcomputer based data acquisition system is shown in the block diagram below.
The purpose of this system is to be able to acquire data trom a specific analog input channel, suitably condition it (amplify it and convert it to digital form) and store it or transmit it for further processing.
Initally the Microcomputer loads the RAM (random access memory) wath the required coding tor tarious desired gams via Data Bus. I he coding assoctates the gan state truth table for 3606 with corresponding address locations in the computer memory So when the computer puts out an mstruction to multiplex a specitic analog input channel through the multiplexer wa the Address Bus, the R \(\wedge M\) also recenves the same address information and puts out corre \(\checkmark\) ponding gan code to the PGIA 3606. The 3606 amplifies the multuplexed ugnal by the programmed gatan value, and outputsit to S H (sample and hold) The S H holds the output value when it receives the control signal from the computer and the A D converts it and outputs it to the computer wa the Data Bus under computer control.
I he P(ilA 3606 allous the system user to modify and reprogram gain values for different analog input channels merely by changing the software computer program. Since different dedicated instruments are not required for various input channels, the PGIA also sates space and overall \(y\) ytem costs.

FIGURE 9. Use of 3606 in Data Acquisition System.


\title{
High Accuracy Unity-Gain \\ DIFFERENTIAL AMPLIFIER
}

\section*{FEATURES}
- LOW COST
- EASY TO USE
- COMPLETELY SELF-CONTAINED
- HIGH ACCURACY

Gain Error, 0.005\%
Nonlinearity, 0.0005\%
CMR, 106dB
- NO TRIMMING REQUIRED

\section*{DESCRIPTION}

The 3627 is a high accuracy committed-gain differential amplifier. It consists of a high quality monolithic operation amplifier, a low drift thin-film resistor network and laser-trimmed offset circuitry all inside a single integrated circuit package.
The fact that the 3627 is completely self-contained in a TO-99 package has several user benefits:

The total performance is guaranteed as a single component.
No gain adjustments are required.
No offset trimming is required.
The whole circuit, including the gain setting resistors and offset trim circuitry, is protected by the environmentally rugged hermetically sealed package.
The total amplifier function is very small in size ( 0.108 square inches of area and 0.025 cubic inches of volume).
The 3627 is offered in two grades; the 3627AM and the 3627 BM . They differ only in common-mode rejection ( 94 dB typ. vs 106 dB typ.) and offset voltage drift ( \(15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) typ. vs \(10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) typ.)
The 3627 offers excellent total performance with no fuss and a very-low total installed cost.

SPECIFICATIONS
ELECTRICAL
Specifications at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) and \(\pm 15 \mathrm{VDC}\) power supply unless otherwise noted.
\begin{tabular}{|c|c|c|}
\hline MODELS & 3627AM & 3627BM \\
\hline \multicolumn{3}{|l|}{GAIN} \\
\hline Gain Equation Gain Error Gain Nonlinearity(2) Gain Temp. Coefficient, max Gain Temp Coefficient, typ & \multicolumn{2}{|l|}{\[
\begin{gathered}
G=1 V / V(1) \\
\pm 0.01 \%, \max ( \pm 0.005 \% \text { typ }) \\
\pm 0.001 \%, \max ( \pm 0.0005 \% \text { typ }) \\
\pm 0.0005 \% /{ }^{\circ} \mathrm{C}\left(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \\
\pm 0.0002 \% /^{\circ} \mathrm{C}\left(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{OUTPUT} \\
\hline Rated Output, min Rated Output, typ Output Impedance & \multicolumn{2}{|r|}{\[
\begin{gathered}
\pm 10 \mathrm{~V} \text { at } \pm 5 \mathrm{~mA} \\
\pm 12 \mathrm{~V} \text { at } \pm 10 \mathrm{~mA} \\
001 \Omega
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{INPUT} \\
\hline ```
Input Impedance
    Differential
    Common-mode
Input Voltage Range
    Differential
    Common-mode
Common-mode Rejection, DC to 60 Hz
    CMR, at \(25^{\circ} \mathrm{C}\)
    CMR, \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
``` & \[
\begin{aligned}
& 90 \mathrm{~dB}, \min (94 \mathrm{~dB}, \text { typ }) \\
& 80 \mathrm{~dB}, \min (90 \mathrm{~dB}, \text { typ })
\end{aligned}
\] & \begin{tabular}{l}
k \(\Omega\) \\
k \(\Omega\) \\
20 V \\
OV \\
100 dB, min ( 106 dB, typ) \\
86dB, min (94dB, typ)
\end{tabular} \\
\hline \multicolumn{3}{|l|}{OFFSET AND NOISE} \\
\hline \begin{tabular}{l}
Offset Voltage, RTO(4)(5) at \(25^{\circ} \mathrm{C}\) \\
vs Temperature, \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
vs Supply \\
vs Time \\
Noise Voltage, RTO(4)(6) \\
001 Hz to 10 Hz \\
10 Hz to 100 Hz
\end{tabular} & \(250 \mu \mathrm{~V}, \max\) 30, max (15, typ) & \[
\begin{aligned}
& (100 \mu \mathrm{~V}, \text { typ }) \\
& 20, \max (10, \text { typ }) \\
& \mathrm{V} / \mathrm{V} \\
& \mathrm{~V} / \mathrm{mo} \\
& \\
& \text { p-p } \\
& \text { V. rms }
\end{aligned}
\] \\
\hline \multicolumn{3}{|l|}{DYNAMIC RESPONSE} \\
\hline \begin{tabular}{l}
Small Signal, \(\pm 1 \%\) Flatness \\
Small Signal, \(\pm 3 \mathrm{~dB}\) Flatness \\
Full Power Bandwidth \\
Slew Rate \\
Settling Time, 0 1\% ( \(\pm 10 \mathrm{mV}\) ) \\
Settling Time, \(001 \%\) ( \(\pm 1 \mathrm{mV}\) )
\end{tabular} &  & 8kHz, typ) ( 2 MHz, typ) (18kHz, typ) (1V/ \(\mu \mathrm{sec}\), typ) sec sec \\
\hline \multicolumn{3}{|l|}{POWER SUPPLY} \\
\hline Rated Voltage Voltage Range Quiescent Supply Current & \[
\pm 5 \mathrm{VDC}
\] & \[
\begin{aligned}
& \text { VDC } \\
& 0 \pm 18 \mathrm{VDC} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline \multicolumn{3}{|l|}{TEMPERATURE RANGE} \\
\hline Specifications, min Operation Storage & \[
\begin{aligned}
& -25^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C} \\
& -65^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& 0+85^{\circ} \mathrm{C} \\
& +125^{\circ} \mathrm{C} \\
& +150^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTES.
1 Connected as unity-gain amplifier Several other configurations are possible See the figures in Discussion and Typical Applications.
2 Nonlinearity is the maximum peak deviation from the best straightline as a percent of full scale peak-to-peak output.
3 With zero source impedance unbalance.
4 Referred to output in unity-gain difference configuration Note that this circuit has a gain of 2 for the operational amplifiers offset voltage and noise voltage
5 Includes effects of amplifiers' input bias currents
6 Includes effects of amplifiers' input current noise.


FIGURE 1. Simplified Circuit Diagram.



See Figure 1 for circuit diagram


\section*{ISOLATION PRODUCTS}

\section*{WHAT IS AN ISOLATION AMPLIFIER?}

4
An isolation amplifier is a device with the primary function of providing ohmic isolation (break the ohmic continuity of electrical signal) between the input signal/circuitry and the output of the amplifier. It usually consists of an input operational amplifier or instrumentation amplifier followed by a unity-gain isolation stage. The sole purpose of the unity-gain isolation stage is to completely isolate the input from the output of the device. Ideally, the ohmic continuity of the input signal is broken (at the isolation barrier) yet accurate signal transfer without any attenuation is achieved across the unitygain isolation stage. An important feature of an isolation amplifier is that it has a completely floating input which helps eliminate cumbersome connections to source ground.

Figures 1 and 2 show typical isolation amplifier applications. The isolationmode voltage \(\mathrm{V}_{\text {ISO }}\) is the voltage that exists across the isolation barrier. The contribution of the output referred error caused by \(\mathrm{V}_{\text {ISO }}\) is \(\left(\mathrm{V}_{\mathrm{ISO}} / \mathrm{IMRR}\right) \mathrm{x}\) Gain where IMRR is the Isolation Mode Rejection Ratio. \(\mathrm{V}_{\text {SIG }}\) is the differential input signal and \(\mathrm{V}_{\mathrm{CM}}\) is the common-mode voltage. Leakage Current is the current that flows across the isolation barrier with some specified isolation voltage applied between the input and the output.

\section*{CHARACTERISTICS OF ISOLATION AMPLIFIERS}

Following is a discussion of some characteristics and terms unique to isolation amplifiers.

\section*{COMMON-MODE VOLTAGE AND ISOLATION VOLTAGE}

Some manufacturers (other than Burr-Brown) treat common-mode voltage and isolation voltages synonymously in describing the use and /or specifications of isolation amplifiers. It is important to understand the significance of these terms and the difference between them.

When the input common is grounded, the differential input signal \(\mathrm{V}_{\mathrm{D}}\) (see Figure 1) can be floated by the amount \(\mathrm{V}_{\mathrm{CM}}\) above the input ground. \(\mathrm{V}_{\mathrm{CM}}\) is the common-mode voltage (CMV) and is generally \(\pm 10 \mathrm{~V}\), limited by the CMV rating of the input stage amplifier. In applications involving higher systems common-mode voltages, input common terminal is not grounded and the common-mode voltages are referenced across the isolation barrier to the output common terminal.


Figure 1. Typical Isolation Amplifier, Current (Input) Mode.

The isolation voltage \(\mathrm{V}_{\text {ISO }}\) shown in Figure 1 is the potential difference between the input common and the output common terminals. The isolation voltage rating describes the amount of voltage that the isolation barrier can withstand without breakdown. This feature of the isolation amplifier allows two distinct ground connections to be made when necessary. It allows the isolation amplifier to be used in applications involving very-high commonmode voltages and in applications of breaking ground loops.
Many applications involve a large "system common-mode voltage." In such applications, the isolation amplifier's input common terminal is not connected to any ground but the output common terminal is connected to the system ground. In such a case, the term \(\mathrm{V}_{\mathrm{CM}}\) shown in Figures 1 and 2 becomes negligible and \(\mathrm{V}_{\text {ISO }}\) determines the safe limit for the system common-mode voltage. In this manner, the isolation amplifier can accommodate common-mode voltages of 2000 V or more.


Figure 2. Typical Isolation Amplifier, Voltage (Input) Mode.

\section*{COMMON-MODE REJECTION AND ISOLATION REJECTION}

Isolation-mode rejection (IMR) is another term that some other manufacturers refer to as common-mode rejection (CMR). The preceding discussion on the common-mode voltage and isolation voltage helps recognize the difference between CMR and the IMR. The CMR is the measure of the input stage amplifier's ability to reject common-mode input signals (common-mode with reference to the output common) while transmitting the differential signal across the isolation barrier. The isolation-mode rejection ratio (IMRR) is defined by the equations shown in Figures 1 and 2. Thus, understanding the IMR capability of isolation amplifiers allows their meaningful use in applications requiring very high common-mode rejection ratios such as 100 dB to 140 dB .

\section*{ISOLATION VOLTAGE RATINGS, TEST VOLTAGE}

It is important to understand the significance of the continuous derated isolation voltage specification and its relationship to the actual test voltage applied to the unit. Since a "continuous" test is impractical in a product manufacturing situation (implies infinite test duration) it is generally accepted practice to perform a production test at a higher voltage (higher than the continuous rating) for some shorter length of time.
The important consideration is then "what is the relationship between actual test conditions and the continuous derated minimum specification?" There are several rules of thumb used throughout the industry to establish this relationship. For most isolation amplifiers, Burr-Brown has chosen a very
conservative one: \(\mathrm{V}_{\text {TEST }}=\left(2 \times \mathrm{V}_{\text {CONTINOUS RATING }}\right)+1000 \mathrm{~V}\). This relationship is appropriate for conditions where the system transient voltages are not well defined.* Where the real voltages are well defined or where the isolation voltage is not continuous the user may chose to use a less conservative derating to establish a specification from the test voltage.
Beginning with the introduction of the ISO120 and ISO121, new introductions are being tested for partial discharge. To accommodate poorly defined transients, the part under test is exposed to a voltage 1.6 times the continuous rated voltage and must display a partial discharge level of \(\leq 5 \mathrm{pC}\) in a \(100 \%\) production test. This method is described in detail in the ISO120 data sheet.

\section*{APPLICATIONS OF ISOLATION AMPLIFIERS}

When one or more of the following conditions/requirements are present in an application, an isolation amplifier would generally be the right choice as a signal conditioning device:
- When ohmic isolation between the signal source and the output is a requirement (isolation impedance between the input and the output is \(>10 \mathrm{M} \Omega\) ).
- When common-mode noise and voltage rejection requirements are \(>100 \mathrm{~dB}\) ).
- When is is necessary to process signals in the presence of, or riding on, high common-mode voltages (CMV >> 10V).

In general, most applications can be broadly categorized into the following four types:
- Amplifying and measuring low level signals in the presence of high common-mode voltages.
- Breaking ground loops and/or eliminating source ground connections. The isolation amplifier provides full floating input, eliminating the need for connections to source ground, and thus allows two-wire hook-up to the signal sources.
- Providing an interface between medical patient monitoring equipment and the transducer/devices that may be in physical contact with the patients. Such applications require high isolation voltage levels and very-low leakage currents.
- Providing isolation protection to electronic instruments/equipment. Large common-mode voltages occasionally cause hazardous electronic faults. Low leakage currents and high isolation voltage capability of isolation amplifiers help protect instruments against damage caused by such faults.

\footnotetext{
*Reference National Electrical Manufacturers Association (NEMA) Standards Parts ICS 1-109 and ICS 1-111.
}

Isolation amplifier performance requirements vary significantly, depending on the type of requirement. In applications where bandwidth and speed of response are more important than gain accuracy and linearity, the optically or capacitatively coupled amplifiers will be the best choice. For applications where gain accuracy and linearity are key parameters, Burr-Brown's family of transformer or capacitatively coupled amplifiers are the suitable choice.

\section*{ISOLATION AMPLIFIERS SELECTION GUIDES}

The following Selection Guides show parameters for the high grade. Refer to the Product Data Sheet for a full selection of grades. Models shown in boldface are new products introduced since publication of the previous Burr-Brown IC Data Book.

TRANSFORMER-COUPLED AMPLIFIERS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Descrip & Model & \begin{tabular}{l}
Isol \\
Volta \\
Cont \\
Peak
\end{tabular} & \begin{tabular}{l}
ation \\
ge (V) \\
Pulse/ \\
Test, \\
Peak
\end{tabular} & \multicolumn{2}{|l|}{Isolation Mode Rejection, typ} & \multicolumn{3}{|l|}{Leakage Current Iso at Test ImpedVoltage ance} & \begin{tabular}{l}
Gain line \\
(\%)
\end{tabular} & Nonrity max (\%) & Voltage Drift typ max & Bias Current \(\left.\pm \mu V{ }^{\circ} \mathrm{C}\right)\) max & \[
\begin{aligned}
& \pm 3 \mathrm{~dB} \\
& \text { Freq } \\
& \text { (kHz) }
\end{aligned}
\] & Ext Iso Powe Req & Te & \({ }^{(1)} \mathrm{Pg}\) \\
\hline High Isolation Voltage & 3656G & \(\pm 3500\) & \(\pm 8000\) & 160 & 125 & 0.5 & \(10^{12}\) & 6 & \(\pm 0.05\) & \[
\pm 0.03
\] & \[
\begin{array}{r}
5+ \\
1000
\end{array}
\] & 100nA & 30 & No & Ind & 4-108 \\
\hline
\end{tabular}

NOTES: All packages are DIPs. (1) Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

OPTICALLY COUPLED AMPLIFIERS


NOTES: All packages are DIPs. (1) Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). (2) At \(240 \mathrm{~V} / 60 \mathrm{~Hz}\). (3) \(\mathrm{R}_{\text {IN }}=10 \mathrm{k}\), Gain \(=100\).

CAPACITOR COUPLED, HERMETICALLY SEALED AMPLIFIERS
Boldface \(=\) NEW


NOTES: All packages are DIPs. (1) Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). Com \(=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). (2) Partial discharge voltage.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Descrip} & \multirow[b]{2}{*}{Model} & \multicolumn{2}{|l|}{Isolation Voltage (V)} & \multicolumn{2}{|l|}{Input Voltage (VDC)} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Leakage } \\
\text { Current } \\
240 \mathrm{VAC} \\
\hline \quad \begin{array}{c}
60 \mathrm{~Hz} \\
\mathrm{x} \\
\hline(\mu \mathrm{~A})
\end{array}
\end{gathered}
\]} & \multicolumn{2}{|l|}{Isolation Impedance} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Current, \\
Balanced Loads On All Outputs (mA)
\end{tabular}} & \multicolumn{2}{|l|}{Sensitivity To Input Change} & \multirow[b]{2}{*}{Pkg} & \multirow[b]{2}{*}{Pg} \\
\hline & & Peak & Peak & min & max & & \((\Omega)\) & (pF) & Rated & Max \({ }^{(1)}\) & (V/V) & Temp \({ }^{(2)}\) & & \\
\hline Single & 700 & 1500 & 4200 & 10 & 18 & 1 & \(10^{10}\) & 5 & \(\pm 3\)-30 & \(\pm 60\) & 1.08 & Ind & Mod & 4-86 \\
\hline \(\pm 15 \mathrm{~V}\) & 700 U & 2000 & 5000 & 10 & 18 & 1 & \(10^{10}\) & 3 & \(\pm 3\)-30 & \(\pm 60\) & 1.08 & Ind & Mod & 4-86 \\
\hline \multirow[t]{2}{*}{Output} & PWS725 & 2121 & 4000 & 7 & 18 & 1.2 & \(10^{12}\) & 9 & \(\pm 15\) & \(\pm 40\) & 1.15 & Ind & DIP & 4-65 \\
\hline & PWS726 & 4950 & 8000 & 7 & 18 & 1.2 & \(10^{12}\) & 9 & \(\pm 15\) & \(\pm 40\) & 1.15 & Ind & DIP & 4-65 \\
\hline Dual \(\pm 15 \mathrm{~V}\) & 722 & 4950 & 8000 & 5 & 16 & 1 & \(10^{10}\) & 6 & \(\pm 3-40\) & \(\pm 50\) & 1.13 & Ind & Mod & 4-92 \\
\hline \multirow[t]{2}{*}{Output} & PWS727 & 2121 & 3394 & 10 & 18 & 1.5 & \(10^{14}\) & 8 & \(\pm 15\) & \(\pm 30\) & 1.15 & Com & Mod & 4-70 \\
\hline & PWS728 & 2121 & 3394 & 4.5 & 5.5 & 1.5 & \(10^{14}\) & 8 & \(\pm 15\) & \(\pm 30\) & 3.2 & Com & Mod & 4-73 \\
\hline \begin{tabular}{l}
Quad \(\pm 15 \mathrm{~V}\) \\
Output
\end{tabular} & 710 & 1000 & 3100 & 10 & 18 & 1 & \(10^{10}\) & 8 & \(\pm 9.5\) & \(\pm 60\) & 1.08 & Ind & Mod & 4-88 \\
\hline \begin{tabular}{l}
Quad \(\pm 8 \mathrm{~V}\) \\
Output
\end{tabular} & 724 & 1000 & 3000 & 5 & 16 & 1 & \(10^{10}\) & 6 & \(\pm 3-16\) & \(\pm 60\) & 0.63 & Ind & Mod & 4-96 \\
\hline Multiple & PWS740 & 2121 & 4000 & 7 & 20 & 1.5 & \(10^{12}\) & 3 & \(30^{(3)}\) & \(60^{(3)}\) & 1.20 & Ind & Sys \({ }^{(4)}\) & 4-76 \\
\hline Output (1-8) & PWS750 & 2121 & 3394 & \(4.5{ }^{(5)}\) & \(18{ }^{(6)}\) & 1.5 & \(10^{14}\) & 8 & \(\pm 15\) & 30 & (7) & Com & Comp & 4-83 \\
\hline \multicolumn{15}{|l|}{NOTES: (1) See complete Product Data Sheet for full specifications, especially regarding output current capabilities. (2) Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). Com \(=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). (3) Per channel. (4) \(1 \mathrm{TO}-3\) driver per 8 channels, plus 2 DIPs per channel. (5) 5 V operation. (6) 15V operation. (7) 5 V operation: 3.2; 15 V operation: 1.15.} \\
\hline
\end{tabular}

CAPACITOR-COUPLED, WITH POWER
Boldface \(=\) NEW
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{4}{*}{Descrip Model} & \multicolumn{2}{|l|}{Isolation Voltage (V)} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Isolation Mode Rejection, typ}} & \multirow[t]{4}{*}{Leakage Current at Test Voltage ( \(\mu \mathrm{A}\) )} & \multicolumn{2}{|l|}{\multirow[t]{3}{*}{Iso Impedance}} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Gain Nonlinearity}} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Voltage Bias Drift Current \(\pm 3 \mathrm{~dB}\)}} & \multirow[b]{4}{*}{Temp \({ }^{(1)}\)} & \multirow[b]{4}{*}{Pg} \\
\hline & \multirow[b]{3}{*}{Cont Peak} & \multirow[t]{3}{*}{Pulse/ Test, Peak} & & & & & & & & & & & & \\
\hline & & & DC & 60 Hz & & & & & typ & \(\left( \pm \mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right)\) & & Freq & & \\
\hline & & & (dB) & (dB) & & ( \(\Omega\) ) & (pF) & (\%) & (\%) & max & max & (kHz) & & \\
\hline 1500VAC ISO103 Input Power & 2121 & 3394 & 160 & 100 & 1.0 & \(10^{12}\) & 9 & & 0.01 & \(100^{(2)}\) & 50رA & 30 & Ind & 4-34 \\
\hline \begin{tabular}{l}
1500VAC ISO113 \\
Output Power
\end{tabular} & 2121 & 3394 & 160 & 100 & 1.0 & \(10^{12}\) & 9 & & 0.01 & 100 \({ }^{(2)}\) & 50, A & 30 & Ind & 4-41 \\
\hline 2500VAC ISO107 Input Power & 3535 & 5656 & 160 & 100 & 1.0 & \(10^{12}\) & 9 & & 0.01 & \(100^{(2)}\) & \(50 \mu \mathrm{~A}\) & 30 & Ind & 4-34 \\
\hline
\end{tabular}

NOTES: All packages are DIPs. (1) Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

CAPACITATIVELY COUPLED VOLTAGE-TO-FREQUENCY CONVERTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Descrip} & \multirow[b]{3}{*}{Model} & \multicolumn{2}{|l|}{Isolation Voltage (V)} & \multirow[t]{3}{*}{Leakage Current at Test Voltage ( \(\mu \mathrm{A}\) )} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Isolation Impedance}} & \multirow[t]{3}{*}{Non-linearity at 1MHZ (typ)} & \multirow[t]{3}{*}{Bias Current (max) ( \(\mu \mathrm{A}\) )} & \multirow[t]{3}{*}{\begin{tabular}{l}
Operating \\
Frequ \\
(max) \\
(kHz)
\end{tabular}} & \multirow[t]{3}{*}{External Isolation Power Req} & \multirow[b]{3}{*}{Temp \({ }^{(1)}\)} & \multirow[t]{3}{*}{} \\
\hline & & Cont & Pulse/ Test & & & & & & & & & \\
\hline & & Peak & Peak & & ( \(\Omega\) ) & (pF) & & & & & & \\
\hline 1500 V Isolation & ISO108 & 2121 & 3394 \({ }^{(2)}\) & 0.3 typ & \(10^{12}\) & 3 & 0.01 & 250 & 4 & Yes & Ind & 4-38 \\
\hline
\end{tabular}

NOTES: Package is DIP. (1) Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). (2) Partial discharge voltage.

\title{
Miniature \\ Low Drift - Wide Bandwidth ISOLATION AMPLIFIER
}

\section*{FEATURES}
- EASY TO USE, SIMILAR TO AN OP AMP
\(V_{\text {Out }} / I_{\text {IN }}=R_{\text {F }}\), Current Input
\(V_{\text {OUT }} / V_{\text {IN }}=R_{F} / R_{\text {IN }}\). Voltage Input
- 100\% TESTED FOR BREAKDOWN 750 V Continuous Isolation Voltage
- ULTRA-LOW LEAKAGE, \(0.3 \mu \mathrm{~A}\), max, at \(240 \mathrm{~V} / 60 \mathrm{~Hz}\)
- WIDE BANDWIDTH, 60kHz
- LOW COST
- 18-PIN DIP PACKAGE

\section*{DESCRIPTION}

The ISO100 is a miniature low cost optically-coupled isolation amplifier. High accuracy, linearity, and time-temperature stability are achieved by coupling light from an LED back to the input (negative feedback) as well as forward to the output. Optical components are carefully matched and the amplifier is actively laser-trimmed to assure excellent tracking and low offset errors.
The circuit acts as a current-to-voltage converter with a minimum of \(750 \mathrm{~V}(2500 \mathrm{~V}\) test) between input and output terminals. It also effectively breaks the galvanic connection between input and output commons as indicated by the ultra-low 60 Hz leakage current of \(0.3 \mu \mathrm{~A}\) at 250 V . Voltage input operation is easily achieved by using one external resistor.
Versatility along with outstanding DC and AC performance provide excellent solutions to a variety of challenging isolation problems. For example, the ISO100 is capable of operating in many modes, including: noninverting (unipolar and bipolar) and inverting (unipolar and bipolar) configurations. Two precision current sources are provided to accomplish bipolar operation. Since these are not required for unipolar operation, they are available for external

\author{
APPLICATIONS \\ - INDUSTRIAL PROCESS CONTROL Transducer sensing (thermocouple, RTD, pressure bridges) 4 mA to 20 mA loops Motor and SCR control Ground loop elimination \\ - BIOMEDICAL MEASUREMENTS \\ - TEST EQUIPMENT \\ - DATA ACQUISITION
}
use (see Applications section).
Designs using the ISO100 are easily accomplished with relatively few external components. Since Vout of the ISO100 is simply \(\mathrm{I}_{\text {IN }} \mathrm{R}_{\text {OUT }}\), gains can be changed by altering one resistor value. In addition, the ISO100 has sufficient bandwidth (DC to 60 kHz ) to amplify most industrial and test equipment signals.


\section*{SPECIFICATIONS}

ELECTRICAL
At \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\pm \mathrm{VCC}=15 \mathrm{VDC}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{ISO100AP} & \multicolumn{3}{|c|}{ISO100BP} & \multicolumn{3}{|c|}{ISO100CP} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{12}{|l|}{ISOLATION} \\
\hline \begin{tabular}{l}
Voltage, \\
Rated Contınuous, AC peak or DC \({ }^{11}\) \\
Test Breakdown, DC \\
Rejection(2) DC \\
AC \\
Impedance \\
Leakage Current
\end{tabular} & \[
\begin{gathered}
10 \mathrm{sec} \\
\text { RIN }=10 \mathrm{k} \Omega, \text { Gain }=100 \\
60 \mathrm{~Hz}, 480 \mathrm{~V}, \mathrm{RF}_{\mathrm{F}}=1 \mathrm{M} \Omega \\
\text { RIN }=10 \mathrm{k} \Omega, \text { Gain }=100 \\
240 \mathrm{~V}, \text { rms }, 60 \mathrm{~Hz}
\end{gathered}
\] & \[
\begin{aligned}
& 750 \\
& 2500
\end{aligned}
\] & \[
\begin{gathered}
\\
5 \\
146 \\
400 \\
108 \\
1012|\mid 25
\end{gathered}
\] & 03 & * & * & - & * & - & - & \begin{tabular}{l}
V \\
V pA/V dB pA/V dB \(\Omega \| p F\) \(\mu \mathrm{A}\). rms
\end{tabular} \\
\hline \multicolumn{12}{|l|}{OFFSET VOLTAGE (RTI)} \\
\hline \begin{tabular}{l}
Input Stage (Vosi) \\
Initial Offset \\
vs Temperature \\
vs Input Power Supplies \\
vs Time \\
Output Stage \({ }^{\text {Voso }}\) \\
Initial Offset \\
vs Temperature \\
vs Output Power Supplies \\
vs Time \\
Common-Mode Rejection Ratıo(2) \\
Common-Mode Range
\end{tabular} & \[
\begin{gathered}
60 \mathrm{~Hz}, \mathrm{RF}_{\mathrm{F}}=1 \mathrm{M} \Omega \\
\text { RIN }=10 \mathrm{k} \Omega, \text { Gain }=100
\end{gathered}
\] & \(\pm 10\) & \begin{tabular}{l}
1 \\
1 \\
3 \\
90
\end{tabular} & \[
\begin{gathered}
500 \\
5 \\
105 \\
\\
500 \\
5 \\
105
\end{gathered}
\] & * &  & \[
\begin{gathered}
300 \\
2 \\
. \\
300 \\
2
\end{gathered}
\] & - & - & \[
\begin{gathered}
200 \\
2 \\
. \\
200 \\
2
\end{gathered}
\] & \[
\begin{gathered}
\mu \mathrm{V} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mathrm{~dB} \\
\mu \mathrm{~V} / \mathrm{kHr} \\
\mu \mathrm{~V} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mathrm{~dB} \\
\mu \mathrm{~V} / \mathrm{kHr} \\
\mathrm{nA} / \mathrm{V} \\
\mathrm{~dB} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline \multicolumn{12}{|l|}{REFERENCE CURRENT SOURCES} \\
\hline \begin{tabular}{l}
Magnitude \\
Nominal \\
vs Temperature \\
vs Power Supplies \\
Matchıng \\
Nominal vs Temperature vs Power Supplies \\
Compliance Voltage \\
Output Resistance
\end{tabular} & & \begin{tabular}{l}
105 \\
\(-10\)
\end{tabular} & \[
\begin{gathered}
12 \\
03 \\
50 \\
150 \\
03 \\
2 \times 109
\end{gathered}
\] & \[
\begin{gathered}
125 \\
300 \\
3 \\
\\
\\
+15
\end{gathered}
\] &  &  & \[
300
\] &  &  & \({ }^{*} 50\) & \(\mu \mathrm{A}\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\mathrm{nA} / \mathrm{N}\)
nA
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\mathrm{nA} / \mathrm{V}\)
V
\(\Omega\) \\
\hline \multicolumn{12}{|l|}{FREQUENCY RESPONSE} \\
\hline Small Signal Bandwidth Full Power Bandwidth Slew Rate Settling Time & \[
\begin{gathered}
\text { Gaın }=1 \mathrm{~V} / \mu \mathrm{A} \\
\text { Gaın }=1 \mathrm{~V} / \mu \mathrm{A}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\
01 \%
\end{gathered}
\] & 022 & \[
\begin{gathered}
60 \\
5 \\
031 \\
100
\end{gathered}
\] & & - & * & & * & * & & \[
\begin{gathered}
\mathrm{kHz} \\
\mathrm{kHz} \\
\mathrm{~V} / \mu \mathrm{sec} \\
\mu \mathrm{sec}
\end{gathered}
\] \\
\hline \multicolumn{12}{|l|}{TEMPERATURE RANGE} \\
\hline Specification Operating Storage & & -25
-40
-55 & & +85
+100
+100 & * & & . & * & & - & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \multicolumn{12}{|c|}{UNIPOLAR OPERATION} \\
\hline \begin{tabular}{l}
GENERAL PARAMETERS \\
Input Current Range Linear Operation Without Damage Input Impedance Output Voltage Swing Output Impedance
\end{tabular} & \[
\begin{gathered}
R_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{RF}_{\mathrm{F}}=1 \mathrm{M} \Omega \\
\mathrm{DC}, \text { open-loop }
\end{gathered}
\] & \[
\begin{aligned}
& -20 \\
& -1 \\
& -10
\end{aligned}
\] & \[
\begin{gathered}
01 \\
1200
\end{gathered}
\] & \[
\begin{gathered}
-002 \\
+1 \\
0
\end{gathered}
\] & . & * &  &  & * &  & \[
\begin{gathered}
\mu \mathrm{A} \\
\mathrm{~mA} \\
\Omega \\
\mathrm{~V} \\
\Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
GAIN \\
Initial Error (Adjustable To Zero vs Temperature vs Time \\
Nonlinearity (3)
\end{tabular} & \(\mathrm{V}_{\mathrm{O}}=\mathrm{RF}_{\text {( }}\) lin : & & \[
\begin{gathered}
2 \\
003 \\
005 \\
01
\end{gathered}
\] & \[
\begin{gathered}
5 \\
007 \\
04
\end{gathered}
\] & & \[
\begin{gathered}
1 \\
001 \\
* \\
003
\end{gathered}
\] & \[
\begin{gathered}
2 \\
005 \\
01
\end{gathered}
\] & & \[
\begin{gathered}
1 \\
0 \\
0005 \\
* \\
0
\end{gathered}
\] & \[
\begin{gathered}
2 \\
003 \\
007
\end{gathered}
\] & \[
\begin{gathered}
\% \text { FS } \\
\% /{ }^{\circ} \mathrm{C} \\
\% / \mathrm{kHr} \\
\%
\end{gathered}
\] \\
\hline \begin{tabular}{l}
CURRENT NOISE \\
001 Hz to 10 Hz \\
10 Hz \\
100 Hz \\
1 kHz
\end{tabular} & l IN \(=02 \mu \mathrm{~A}\) & & \[
\begin{gathered}
20 \\
1 \\
07 \\
065 \\
\hline
\end{gathered}
\] & & & * & & & * & & \[
\begin{aligned}
& \mathrm{pA}, \mathrm{p}-\mathrm{p} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}} \\
& \mathrm{pA} / \sqrt{\mathrm{Hz}}
\end{aligned}
\] \\
\hline ```
INPUT OFFSET CURRENT (IOS)
Initial Offset
    vs Temperature
    vs Power Supplies
    vs Time
``` & & & \[
\begin{gathered}
1 \\
005 \\
01 \\
100
\end{gathered}
\] & 10 & & : & * & & \(\stackrel{*}{*}\) & * & \[
\begin{gathered}
\mathrm{nA} \\
\mathrm{nA} /{ }^{\circ} \mathrm{C} \\
\mathrm{nA} / \mathrm{N} \\
\mathrm{pA} / \mathrm{kHr}
\end{gathered}
\] \\
\hline
\end{tabular}

\section*{ELECTRICAL (CONT)}


\footnotetext{
Same as ISO100AP
NOTES
1 See Typical Performance Curves for temperature effects
2 See Theory of Operation section for definitıons For dB see Ex 2, CM and HV errors
3 Nonlinearity is the peak deviation from a "best fit" straight line expressed as a percent of full scale output
4 Bipolar offset current includes effects of reference current mismatch and unipolar offset current
}

\section*{MECHANICAL}


ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|lr|}
\hline Supply Voltages & \(\pm 18 \mathrm{~V}\) \\
Isolation Voltage & 2500 V \\
Input Current & \(\pm 1 \mathrm{~mA}\) \\
Storage Temperature Range & \(-55^{\circ} \mathrm{C}\) to \(+100^{\circ} \mathrm{C}\) \\
Lead Temperature soldering 10 seconds & \(+300^{\circ} \mathrm{C}\) \\
Output Short-circuit Duration & Continuous to ground \\
\hline
\end{tabular}

PIN CONFIGURATION


TYPICAL PERFORMANCE CURVES
\(T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V} C C=15 \mathrm{VDC}\) unless otherwise noted



ISOLATION LEAKAGE CURRENT


Isolation Voltage kV

\(\mathrm{R}_{\mathrm{F}}(\Omega)\)
UNIPOLAR OUTPUT

\(\mathrm{RF}_{\mathrm{F}}(\Omega)\)
CONTINUOUS DC ISOLATION VOLTAGE VS TEMPERATURE


Temperature \({ }^{\circ} \mathrm{C}\)

BIPOLAR INPUT STAGE SUPPLY CURRENT VS INPUT CURRENT

lin \(\mu \mathrm{A}\)
UNIPOLAR INPUT STAGE SUPPLY CURRENT VS INPUT CURRENT


IIN \(\mu A\)
AC ISOLATION
Voltage vs temperature



\section*{THEORY OF OPERATION}

The ISO100 is fundamentally a unity gain current amplifier intended to transfer small signals between electrical circuits separated by high voltages or different references. In most applications an output voltage is obtained by passing the output current through the feedback resistor ( \(\mathrm{R}_{\mathrm{F}}\) ).
The ISO100 uses a single light emitting diode (LED) and a pair of photodiode detectors, coupled together, to isolate the output signal from the input.
Figure \(I\) shows a simplified diagram of the amplifier. \(I_{R 1+1}\) and \(I_{R 1: 2}\) are required only for bipolar operation, to generate a midscale reference. The LED and photodiodes (D1 and D2) are arranged such that the same amount of light falls on each photodiode. Thus, the currents generated by the diodes match very closely. As a result, the transfer function depends upon optical match, rather than absolute performance. Laser-trimming of the components improves matching and enhances accuracy, while negative feedback improves linearity. Negative feedback around Al occurs through the optical path formed by the LED and D1. The signal is transferred across the isolation barrier by the matched light path to D2.


FIGURE 1. Simplified Block Diagram of the ISO100.

The overall ISO amplifier is noninverting (a positive going input produces a positive going output).

\section*{INSTALLATION AND OPERATING INSTRUCTIONS}

\section*{UNIPOLAR OPERATION}

In Figure 1, assume a current, \(I_{\text {IN }}\), flows out of the ISO100 ( \(l_{\text {IN }}\) must be negative in unipolar operation). This causes the voltage at pin 15 to decrease. Because the amplifier is inverting, the output of A1 increases, driving current through the LED. As the LED light output increases, D1 responds by generating an increasing current. The current increases until the sum of the currents in and out of the input node (-Input to \(A_{1}\) ) is zero. At that point the negative feedback through D1 has stabilized the loop, and the current \(\mathrm{I}_{\mathrm{D} 1}\) equals the input current plus the bias current. As a result no bias current flows in the source. Since D1 and D2 are matched ( \(\mathrm{I}_{\mathrm{D} 1}=\) \(\mathrm{I}_{\mathrm{D} 2}\) ), \(\mathrm{I}_{\mathrm{IN}}\) is replicated at the output via D2. Thus, A 1 functions as a unity-gain current amplifier, and \(\mathbf{A} 2\) is a current-to-voltage converter, as described below.
Current produced by D2 must either flow into \(A 2\) or \(R_{F}\). Since A2 is designed for low bias current \((\approx 10 \mathrm{nA})\) almost all of the current flows through \(R_{F}\) to the output. The output voltage then becomes;
\(\mathrm{V}_{\mathrm{O}}=\left(\mathrm{I}_{\mathrm{D} 2}\right) \mathrm{R}_{\mathrm{F}}=\left(\mathrm{I}_{\mathrm{D} 1} \pm \mathrm{l}_{\mathrm{OS}}\right) \mathrm{R}_{\mathrm{F}} \approx-\left(-\mathrm{I}_{\mathrm{IN}}\right) \mathrm{R}_{\mathrm{F}}=\mathrm{I}_{\mathrm{IN}} \mathrm{R}_{\mathrm{F}}\), (1) where, Ios is the difference between A1 and A2 bias currents. For input voltage operation \(\mathrm{I}_{\mathrm{IN}}\) can be replaced by a voltage source ( \(\mathrm{V}_{\mathrm{IN}}\) ) and series resistor ( \(\mathrm{R}_{\mathrm{IN}}\) ) since the summing node of the op amp is essentially at ground. Thus, \(\mathrm{I}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN}} / \mathrm{R}_{\mathrm{IN}}\).

Unipolar operation does have some constraints, however. In this mode the input current must be negative so as to produce a positive output voltage from Al to turn the LED on. A current more negative than 20 nA is necessary to keep the LED turned on and the loop stabilized. When this condition is not met the output may be indeterminant. Many sensors generate unidirectional signals, e.g., photoconductive and photodiode devices, as well as some applications of thermocouples. However, other applications do require bipolar operation of the ISO100.

\section*{BIPOLAR OPERATION}

To activate the bipolar mode, reference currents as shown in Figure 1, are attached to the input nodes of the op amps. The input stage stabilizes just as it did in unipolar operation. Assuming \(I_{I N}=0\), the photodiode has to supply all the \(I_{\text {REF1 }}\) current. Again, due to symmetry, \(I_{D 1}=I_{D 2}\). Since the two references are matched, the current generated by D2 will equal \(\mathrm{I}_{\text {REF2 }}\). This results in no current flow in \(\mathrm{R}_{\mathrm{F}}\), and the output voltage will be zero. When \(\mathrm{I}_{\text {IN }}\) either adds or substracts current from the input node, the current D1 will adjust to satisfy \(I_{D 1}=I_{I N}+I_{\text {REF } 1}\). Because \(I_{\text {REF } 1}\) equals \(I_{\text {REF } 2}\) and \(I_{D 1}\) equals \(I_{D 2}\), a current equal to \(I_{I N}\) will flow in \(R_{F}\). The output voltage is then \(V_{O}=I_{I N} R_{F}\). The range of allowable \(I_{I N}\) is limited. Positive \(I_{I N}\) can be as large as \(I_{\text {REFI }}(10.5 \mu \mathrm{~A}\), \(\mathrm{min})\). At this point, D1 supplies no current and the loop opens. Negative \(\mathrm{I}_{\text {IN }}\) can be as large as that generated by Dl with maximum LED output (recommended \(10 \mu \mathrm{~A}\), \(\max\) ).

\section*{DC ERRORS}

Errors in the ISO100 take the form of offset currents and voltages plus their drifts with temperature. These are shown in Figure 2.

*USE IM \(\Omega\) OR GREATER TO ACHEVE A FULL SCALE OUTPUT OF IOV.
FIGURE 2. Circuit Model for DC Errors in the ISO100.
A1 and A2: are assumed to be ideal amplifiers.
\(\qquad\) are the input offset voltages of the output and input stage, respectively. Voso appears directly at the output, but, \(\mathrm{V}_{\text {Osi }}\) appears at the output as
\[
\mathbf{V}_{\text {osi }} \frac{\mathbf{R}_{\mathrm{F}}}{\mathbf{R}_{\mathrm{IN}}}
\]
see equation (2).
Ios:
is the offset current. This is the current at the input necessary to make the output zero. It is equal to the combined effect of the difference between the bias currents of A1 and A2 and the matching errors in the optical components, in the unipolar mode.
\(\underline{\mathrm{I}_{\text {REF } 1}}\) and \(\underline{\mathrm{I}_{\text {REF } 2}}\) are the reference currents that, when connected to the inputs, enable bipolar operation. The two currents are trimmed, in the bipolar mode, to minimize the Ios bipolar error.
\(\underline{I_{D 1}}\) and \(\underline{I_{D 2}: \quad \text { are the currents generated by each photo- }}\) diode in response to the light from the LED. is the gain error.
\[
\mathbf{A}_{\mathbf{e}}=\mid \text { Ideal gain } / \text { Actual gain } \mid-1
\]

The output then becomes:
\(V_{\text {OUT }}=R_{F}\left[\left(\frac{V_{\text {IN }} \pm V_{\text {OSI }}}{R_{\text {IN }}}-I_{\text {REF }} \pm l_{\text {OS }}\right)\left(1+A_{e}\right)+I_{\text {REF2 }}\right] \pm V_{\text {OSO }}\)

The total input referred offset voltage of the ISO100 can be simplified in the unipolar case by assuming that \(\mathrm{A}_{\mathrm{e}}=\) 0 and \(\mathrm{V}_{\mathrm{IN}}=0\) :
\[
\begin{equation*}
\mathrm{V}_{\text {OUT }} \approx \mathrm{R}_{\mathrm{F}}\left[\frac{ \pm \mathrm{V}_{\text {OSI }}}{\mathrm{R}_{\mathrm{IN}}} \pm \mathrm{I}_{\text {OS unipolar }}\right] \pm \mathrm{V}_{\text {OSO }} \tag{3}
\end{equation*}
\]

This voltage is then referred back to the input by dividing by \(R_{F} / R_{\text {IN. }}\).
\[
\begin{equation*}
\mathrm{V}_{\mathrm{OS}}^{(\mathrm{RTI})},\left( \pm \mathrm{V}_{\mathrm{OSI}}\right) \pm \mathrm{R}_{\mathrm{IN}}\left(\mathrm{I}_{\mathrm{OS} \text { unipolar }}\right)+\mathrm{V}_{\text {OSO }} /\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{IN}}\right) \tag{4}
\end{equation*}
\]

Example 1: (Refer to Figure 2 and Electrical Specifications Table)
Given:
\[
\begin{aligned}
\mathrm{I}_{\mathrm{OS}} \text { bipolar } & =+35 \mathrm{nA} \\
\mathrm{R}_{\text {IN }} & =100 \mathrm{k} \Omega \\
\mathrm{R}_{\mathrm{F}} & =1 \mathrm{M} \Omega(\text { gain }=10) \\
\mathrm{V}_{\text {OSI }} & =+200 \mu \mathrm{~V} \\
\mathrm{~V}_{\text {OSo }} & =+200 \mu \mathrm{~V}
\end{aligned}
\]

Find: The total offset voltage error referred to the input and output when \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\).
\[
\begin{aligned}
& \mathrm{V}_{\text {OS }} \text { total } \mathrm{RTI} \\
& =\left\{\left[ \pm \mathrm{V}_{\text {OSI }} \pm \mathrm{R}_{\text {IN }}\left(\mathrm{I}_{\text {OS bipolar }}\right)-\mathrm{R}_{\text {IN }}\left(\mathbf{I}_{\text {REF } 1}\right)\right]\right. \\
& \left.\quad\left[1+\mathrm{A}_{\mathrm{e}}\right]+\mathrm{R}_{\text {IN }} \mathrm{I}_{\text {REF } 2}\right\} \pm \mathrm{V}_{\text {OSO }} /\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\text {IN }}\right) \\
& =\{[+200 \mu \mathrm{~V}+100 \mathrm{k} \Omega(35 \mathrm{nA})-100 \mathrm{k} \Omega(12.5 \mu \mathrm{~A})] \\
& \quad[1.02]+100 \mathrm{k} \Omega(12.5 \mu \mathrm{~A}]\}+ \\
& \quad 200 \mu \mathrm{~V} /(1 \mathrm{M} \Omega / 100 \mathrm{k} \Omega) \\
& =\{[0.2 \mathrm{mV}+3.5 \mathrm{mV}-1.25 \mathrm{~V}] \\
& \quad[1.02]+1.25 \mathrm{~V}\}+0.02 \mathrm{mV} \\
& =-21.2 \mathrm{mV}
\end{aligned}
\]
\(\mathrm{V}_{\text {os }}\) total RTO
\(=\mathrm{V}_{\text {os }}\) total \(\mathrm{RTI} \times \mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\text {IN }}\)
\(=-21.2 \mathrm{mV} \times 10\)
\(=-212 \mathrm{mV}\)
Note: This error is dominated by Ios bipolar and the reference current times the gain error (which appears as an offset). The error for unipolar operation is much lower. The error due to offset current can be zeroed using circuits shown in Figures 6 and 7. The gain error is adjusted by trimming either \(\mathrm{R}_{\mathrm{F}}\) or \(\mathrm{R}_{\mathrm{IN}}\).

\section*{COMMON-MODE AND HIGH VOLTAGE ERRORS}

Figure 3 shows a model of the ISO 100 that can be used to analyze common-mode and high voltage behavior.

\section*{Definitions of CMR and IMR}

Ios is defined as the input current required to make the ISO100's output zero. CMRR and IMRR in the ISO100 are expressed as conductances. CMRR defines the relationship between a change in the applied commonmode voltage ( \(\mathrm{V}_{\mathrm{CM}}\) ) and the change in \(\mathrm{l}_{\mathrm{Os}}\) required to maintain the amplifier's output at zero:


FIGURE 3. High Voltage Error Model.
CMRR (I-mode) \(=\Delta I_{\text {os }} / \Delta V_{\text {CM }}\) in \(n A / V\)
CMRR (V-mode) \(=\left[\frac{\Delta I_{\text {OS }}}{\Delta V_{C M}}\right] R_{\text {IN }}=\frac{\Delta V_{\text {ERR CM }}}{\Delta V_{C M}}\) in \(V / V(6)\)
IMRR defines the relationship between a change in the applied isolation mode voltage ( \(\mathrm{V}_{\mathrm{IM}}\) ) and the change in Ios required to maintain the amplifier's output at zero:
\(\operatorname{IMRR}(\mathrm{I}\)-mode \()=\frac{\Delta \mathrm{I}_{\mathrm{OS}}}{\Delta \mathrm{V}_{\mathrm{IM}}}\) in \(\mathrm{pA} / \mathrm{V}\)
\(\operatorname{IMRR}(V-\) mode \()=\left[\frac{\Delta I_{\text {OS }}}{\Delta V_{I M}}\right] R_{\text {IN }}=\frac{\Delta V_{\text {ERR }} I M}{\Delta V_{\text {IM }}}\) in \(V / V\)
CMRR \& IMRR in \(V / V\) are a function of \(R_{I N}\).
\(\mathrm{V}_{\mathrm{IM}}\) is the voltage between input common and output common.
\(\mathrm{V}_{\mathrm{Cm}}\) is the common-mode voltage (noise that is present on both input lines, typically 60 Hz ).
\(\mathrm{V}_{\text {ERR }}\) is the equivalent error signal, applied in series with the input voltage, which produces an output error identical to that produced by application of \(V_{C M}\) and \(V_{I M}\).
CMRR and IMRR are the common-mode and isolationmode rejection ratios, respectively.
TOTAL CAPACITANCE ( \(\mathrm{C}_{1}\) and \(\mathrm{C}_{2}\) ) is distributed along the isolation barrier. Most of the capacitance is coupled to low impedance or noncritical nodes and affects only the leakage current. Only a small capacitance \(\left(C_{2}\right)\) couples to the input of the second stage, and contributes to IMRR.
Example 2: Refer to Figure 3 and Electrical Specification Table)
Given: \(\quad V_{C M}=1 V A C\) peak at \(60 \mathrm{~Hz}, \mathrm{~V}_{\mathrm{IM}}=200 \mathrm{VDC}\),
\[
C M R R=3 n A / V, I M R R=5 p A / V
\]
\(\mathrm{R}_{\mathrm{IN}}=100 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{F}}=1 \mathrm{M} \Omega\)
(Gain \(=10\) )
Find: The error voltage referred to the input and output when \(V_{\text {IN }}=0 \mathrm{~V}\)
\[
\begin{aligned}
\mathrm{V}_{\text {ERR RTI }}= & \left(\mathrm{V}_{\mathrm{CM}}\right)(\mathrm{CMRR})\left(\mathrm{R}_{\mathrm{IN}}\right)+\left(\mathrm{V}_{\mathrm{IM}}\right) \\
& (\mathrm{IMRR})\left(\mathrm{R}_{\mathrm{IN}}\right) \\
= & 1 \mathrm{~V}(3 \mathrm{nA} / \mathrm{V})(100 \mathrm{k} \Omega)+200 \mathrm{~V} \\
& (5 \mathrm{pA} / \mathrm{V})(100 \mathrm{k} \Omega) \\
= & 0.3 \mathrm{mV}+0.1 \mathrm{mV} \\
= & 0.4 \mathrm{mV}
\end{aligned}
\]
\[
\begin{aligned}
\mathrm{V}_{\text {ERR RTO }} & =\mathrm{V}_{\text {ERR RTI }}\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\mathrm{IN}}\right) \\
& =0.4 \mathrm{mV}(10) \\
& =4 \mathrm{mV}(\text { with } D C \text { IMRR })
\end{aligned}
\]
(Note: This error is dominated by the CMRR term)
For purposes of comparing CMRR and IMRR directly with dB specifications, the following calculations can be performed:
\[
\begin{aligned}
& \text { CMRR in V/V = CMRR }(1-\operatorname{mode})\left(\mathrm{R}_{\mathrm{IN}}\right) \\
& =3 \mathrm{nA} / \mathrm{V}(100 \mathrm{k})=0.3 \mathrm{mV} / \mathrm{V}
\end{aligned}
\]
\(C M R=20 \operatorname{LOG}(0.3 \mathrm{mV} / \mathrm{V})=-70 \mathrm{~dB}\) at 60 Hz
IMRR in \(V / V=\)
\(\operatorname{IMRR}(1\)-mode \()\left(\mathrm{R}_{\text {IN }}\right)=5 \mathrm{pA} / \mathrm{V}(100 \mathrm{k} \Omega)=0.5 \mu \mathrm{~V} / \mathrm{V}\)
\(I M R=20 \operatorname{LOG}\left(0.5 \times 10^{-6} \mathrm{~V} / \mathrm{V}\right)=-126 \mathrm{~dB}\) at DC

\section*{Example 3:}

In Example 2, \(\mathrm{V}_{\mathrm{IM}}\) is an AC signal at 60 Hz and
\[
\begin{aligned}
& \text { IMRR }=\frac{400 \mathrm{pA}}{\mathrm{~V}} \\
\mathrm{~V}_{\text {ERR RTI }} & =\mathrm{V}_{\text {ERR }} \mathrm{CM}+\mathrm{V}_{\text {ERR IM }} \\
& =0.3 \mathrm{mV}+200 \mathrm{~V}(400 \mathrm{pA} / \mathrm{V})(100 \mathrm{k} \Omega) \\
= & 8.3 \mathrm{mV} \\
\mathrm{~V}_{\text {ERR RIO }} & =83 \mathrm{mV}(\text { with AC IMRR })
\end{aligned}
\]

\section*{Example 4:}

Given: Total error RTO from Examples 1 and 3 as 378 mV worst case
Find: \(\quad\) Percent error of +10 V full scale output
\[
\begin{aligned}
\% \text { Error } & =\begin{array}{c}
V_{\mathrm{ERR}} \text { total } \times 100 \\
\\
\\
\\
=\frac{378 \mathrm{mV}}{10 \mathrm{~V}} \times 100 \\
\\
\end{array}=3.78 \%
\end{aligned}
\]

\section*{NOISE ERRORS}

Noise errors in the unipolar mode are due primarily to the optical cavity. When the full 60 kHz band width is not needed, the output noise of the ISO100 can be limited by either a capacitor, \(C_{F}\), in the feedback loop or by a low-pass filter following the output. This is shown in Figure 4. Noise in the bipolar mode is due primarily to the reference current sources, and can be reduced by the low-pass filters shown in Figure 5.


FIGURE 4. Two Circuit Techniques for Reducing Noise in the Unipolar Mode.


FIGURE 5. Circuit Technique for Reducing Noise from The Current Sources in the Bipolar-Mode.

\section*{OPTIONAL ADJUSTMENTS}

There are two major sources of offset error: offset voltage and offset current. Vosi and Voso of the input and output amplifiers can be adjusted independently using external potentiometers. An example is shown in Figure 17. Note that \(\mathrm{V}_{\text {oso }}(500 \mu \mathrm{~V}\), max) appears directly at the output, but \(V_{\text {OSI }}\) appears at the output multipled by gain ( \(\mathrm{R}_{\mathrm{F}} / \mathrm{R}_{\text {IN }}\) ). In general, \(\mathrm{V}_{\text {os }}\) is small compared to the effect of \(I_{o s}\) (see Example 1). To adjust for \(I_{o s}\) use a circuit


FIGURE 6. Adjusting the Unipolar Amplifier Errors at Zero Input.
which intentionally unbalances the offset in one direction and then allows for adjustment back to zero.
Figure 6 shows how to adjust unipolar errors at zero input. The unipolar amplifier can be used down to zero input if it is made to be "slightly bipolar." By sampling the reference current with \(\mathrm{R}_{5}\) and \(\mathrm{R}_{6}\) the minimum current required to keep the input stage in the linear region of operation can be established. \(\mathrm{R}_{7}\) and \(\mathrm{R}_{8}\) are adjusted to cancel the offset created in the input stage. This brings the output to zero, when the input is zero. Although the amplifier can now operate down to zero input voltage, it has only a small portion of the current drain and noise that the true bipolar configuration would have.

Adjusting the bipolar errors is illustrated in Figure 7. Each of the errors are adjusted in turn. With \(\mathrm{V}_{\mathrm{IN}}=\) "open,", \(I_{0 s}\) is trimmed by adjusting \(\mathrm{R}_{10}\) to make the output zero. \(\mathrm{R}_{\mathrm{G}}\) is then adjusted to trim the gain error. The effects of offset voltage are removed by adjusting \(\mathrm{R}_{14}\).


FIGURE 7. Adjusting the Bipolar Errors.

\section*{BASIC CIRCUIT CONNECTIONS}


FIGURE 8. Unipolar Noninverting.


FIGURE 9. Bipolar Noninverting.


FIGURE 10. Unipolar Inverting.


FIGURE 11. Bipolar Inverting.

\section*{APPLICATION INFORMATION}

The small size, low offset and drift, wide bandwidth, ultra-low leakage, and low cost, make the ISO100 ideal for a variety of isolation applications. The basic mode of operation of the ISO 100 will be determined by the type of signal and application.

Major points to consider when designing circuits with the ISOI00.
1. Input Common (pin 18) and -IN (pin 17) should be grounded through separate lines. The Input Common can carry a large DC current and may cause feedback to the signal input
2. Use shielded or twisted pair cable at the input, for long lines.
3. Care should be taken to minimize external capacitance across the isolation barrier.
4. The distance across the isolation barrier, between external components, and conductor patterns, should be maximized to reduce leakage and arcing.
5. Although not an absolute requirement, the use of conformally-coated printed circuit boards is recommended.
6. When in the unipolar mode, the reference currents (pins 8 and 16) must be terminated. \(I_{\text {IN }}\) should be greater than 20nA to keep internal LED on.
7. The noise contribution of the reference currents will cause the bipolar mode to be noisier than the unipolar mode.
8. The maximum output voltage swing is determined by \(\mathrm{I}_{\mathrm{IN}}\) and \(\mathrm{R}_{\mathrm{F}}\).
\[
\mathrm{V}_{\mathrm{swiNG}}=\mathrm{I}_{\mathrm{I} \backslash_{\mathrm{max}}} \times \mathrm{R}_{\mathrm{F}}
\]
9. A capacitor (about 3 pF ) can be connected across \(\mathrm{R}_{\mathrm{t}}\) to compensate for peaking in the frequency response. The peaking is caused by the pole generated by \(R_{I}\) and the capacitance at the input of the output amplifier.
Figures 12 through 18 show applications of the ISO100.


FIGURE 12. Two-Port Isolation Photodiode Amplifier Unipolar.


FIGURE 13. Precision Bridge Isolation Amplifier (Unipolar).


FIGURE 15. Isolated Test Equipment Amplifier (Unipolar with Offsetting).

FIGURE 14. Three-Port Isolation Thermocouple Amplifier (Bipolar).


FIGURE 16. Isolated 4 mA to 20 mA Transmitter (Example of an isolated voltage controlled current source).


FIGURE 17. Four-Port Isolated Summing Amplifier (Unipolar).


FIGURE 18. Multiple Channel Isolation Amplifier (Bipolar) with programmable Gain (Useful in Data Acquisition Systems).

\section*{Low Cost, High Voltage, Wide Bandwidth Standard Hermetic DIP SIGNAL ISOLATION BUFFER AMPLIFIERS}

\section*{FEATURES}
- 14-BIT LINEARITY
- INDUSTRY'S FIRST HERMETIC ISOLATION AMPLIFIERS AT LOW COST
- EASY-TO-USE COMPLETE CIRCUIT
- RUGGED BARRIER, HV CERAMIC CAPACITORS
- 100\% TESTED FOR HIGH VOLTAGE BREAKDOWN

IS0102: 4000Vrms/10s, 1500Vrms/1min
IS0106: 8000Vpk/10s, 3500Vrms/1min
- ULTRA HIGH IMR: 125dB min at 60Hz, ISO106
- WIDE INPUT RANGE: -10V to + 10V
- WIDE BANDWIDTH: 70kHz
- VOLTAGE REFERENCE OUTPUT: 5VDC

\section*{DESCRIPTION}

The ISO102 and ISO106 isolation buffer amplifiers are two members of a new series of low cost isolation products from Burr-Brown. They have the same electrical performance and differ only in continuous isolation voltage rating and package length. The ISO102 is rated for 1500 Vrms in a 24 -pin DIP. The ISO106 is rated for 3500 Vrms in a 40 -pin DIP. Both side-braze DIPs are 600 mil wide and have industry standard package dimensions with the exception of missing pins between input and output stages. This permits utilization of automatic insertion techniques in production. The three-chip hybrid with its generous high voltage spacing is easy to use (no external components are required).
Each buffer accurately isolates \(\pm 10 \mathrm{~V}\) analog signals by digitally encoding the input voltage and uniquely coupling across a differential ceramic capacitive barrier. This design is nearly immune to variations in the barrier voltage. All elements necessary for operation are contained within the DIP. This provides low cost compact signal isolation in a hermetic package.

\section*{APPLICATIONS}
- INDUSTRIAL PROCESS CONTROL Transducer channel isolator for thermocouples, RTDs, pressure bridges, flow meters
- 4mA TO 20 mA LOOP ISOLATION
- MOTOR AND SCR CONTROL
- GROUND LOOP ELIMINATION
- BIOMEDICAL/ANALYTICAL MEASUREMENTS
- POWER PLANT MONITORING
- DATA ACQUISITION/TEST EQUIPMENT ISOLATION
- MILITARY EQUIPMENT


Covered by Patent Nos. 4,748,419 and others pending

\footnotetext{
International Airport Industrial Park • P.0. Box 11400 • Tucson, Arizona \(85734 \bullet\) Tel.: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491
}

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

At \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\mathrm{V}_{\mathrm{cc} 1}=\mathrm{V}_{\mathrm{cc} 2}= \pm 15 \mathrm{~V}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{ISO102, ISO106
ISO102B, ISO106B} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
ISOLATION \\
Voltage \\
Rated Continuous \({ }^{\text {(1) }}\) \\
ISO102: AC, 60 Hz DC \\
ISO106. AC, 60 Hz DC \\
Test Breakdown, AC, 60Hz \\
ISO102 \\
ISO106 \\
Isolation-Mode Rejection \({ }^{(2)}\) \\
AC ISO102 \\
ISO106 \\
DC \\
Barrier Resistance \\
Barrier Capacitance \\
Leakage Current
\end{tabular} & \begin{tabular}{l}
\(T_{\text {min }}\) to \(T_{\text {max }}\) \\
\(T_{\text {min }}\) to \(T_{\text {max }}\) \\
\(T_{\text {min }}\) to \(T_{\text {max }}\) \\
\(T_{\text {min }}\) to \(T_{\text {max }}\) \\
10 seconds \\
10 seconds \\
\(\mathrm{V}_{\text {Iso }}=\) Rated Continuous, 60 Hz
\[
\mathrm{V}_{\text {Iso }}=240 \mathrm{Vrms}, 60 \mathrm{~Hz}
\]
\end{tabular} & \[
\begin{aligned}
& 1500 \\
& 2121 \\
& 3500 \\
& 4950 \\
& \\
& 4000 \\
& 8000 \\
& \\
& 115 \\
& 125 \\
& \\
& 140
\end{aligned}
\] & \[
\begin{gathered}
120 \\
1 \\
130 \\
03 \\
160 \\
0.01 \\
10^{14} \\
6 \\
05
\end{gathered}
\] & \begin{tabular}{l}
2 \\
06 \\
010
\[
10
\]
\end{tabular} & Vrms
VDC
Vrms
VDC
Vrms
Vpk
\(d B\)
\(\mu \mathrm{Vrms} / V\)
\(d B\)
\(\mu \mathrm{Vrms} / \mathrm{V}\)
dB
\(\mu \mathrm{VDC} / \mathrm{V}\)
\(\Omega\)
pF
\(\mu \mathrm{Arms}\) \\
\hline \begin{tabular}{l}
INPUT \\
Voltage Range Resistance Capacitive
\end{tabular} & Rated Operation & \[
\begin{gathered}
-10 \\
75
\end{gathered}
\] & \[
\begin{gathered}
100 \\
5
\end{gathered}
\] & +10 & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{k} \Omega \\
\mathrm{pF}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
OUTPUT \\
Voltage Range \\
Current Drive \\
Short Circuit Current \\
Ripple Voltage \({ }^{(6)}\) \\
Resistance \\
Capacıtive Load Drive Capability \\
Overload Recovery Time, 0.1\%
\end{tabular} & Rated Operation Derated Operation
\[
f=0.5 \mathrm{MHz} \text { to } 15 \mathrm{MHz}
\]
\[
\left|V_{0}\right|>12 V
\] & \[
\begin{gathered}
-10 \\
-12 \\
\pm 5 \\
9
\end{gathered}
\] & \[
\begin{gathered}
20 \\
3 \\
0.3 \\
\\
30
\end{gathered}
\] & \[
\begin{gathered}
+10 \\
+12 \\
50 \\
1
\end{gathered}
\] & \[
\begin{gathered}
V \\
V \\
m A \\
m A \\
m V p-p \\
\Omega \\
\mathrm{pF} \\
\mu \mathrm{~s}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
OUTPUT VOLTAGE NOISE \\
Voltage \(\mathrm{f}=0.1 \mathrm{~Hz}\) to 10 Hz
\[
f=0.1 \mathrm{~Hz} \text { to } 70 \mathrm{kHz}
\] \\
Dynamic Range \({ }^{(77)}: f=01 \mathrm{~Hz}\) to 70 kHz \(\mathrm{f}=01 \mathrm{~Hz}\) to 280 Hz
\end{tabular} & 12-bit resolution, 1LSB, 20VFS 16-bit resolution, 1LSB, 20VFS & & \[
\begin{aligned}
& 50 \\
& 16 \\
& 74 \\
& 96
\end{aligned}
\] & & \[
\begin{gathered}
\mu \mathrm{Vp}-\mathrm{p} \\
\mu \mathrm{~V} / \sqrt{\mathrm{Hz}} \\
\mathrm{~dB} \\
\mathrm{~dB}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
FREQUENCY RESPONSE \\
Small Signal Bandwidth \\
Full Power Bandwidth, 0 1\% THD \\
Slew Rate \\
Settling Time, 0.1\% \\
Overshoot, Small Signal \({ }^{(8)}\)
\end{tabular} & \[
\begin{gathered}
\mathrm{V}_{0}= \pm 10 \mathrm{~V} \\
\mathrm{~V}_{0}= \pm 10 \mathrm{~V} \\
\mathrm{~V}_{0}=-10 \mathrm{~V} \text { to }+10 \mathrm{~V} \\
\mathrm{C}_{1}=\mathrm{C}_{2}=0
\end{gathered}
\] & & \[
\begin{gathered}
70 \\
5 \\
05 \\
100 \\
40
\end{gathered}
\] & & \begin{tabular}{l}
kHz \\
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{s}\) \\
\%
\end{tabular} \\
\hline \begin{tabular}{l}
VOLTAGE REFERENCES \\
Voltage Output, Ref1, Ref2 \\
B Grade \\
vs Temperature \\
vs Supplies \\
vs Load \\
Current Output \\
Short Circuit Current
\end{tabular} & No Load No Load & \[
\begin{gathered}
+4975 \\
+4995 \\
\\
-01 \\
6
\end{gathered}
\] & \[
\begin{gathered}
+500 \\
+500 \\
\pm 5 \\
10 \\
400 \\
\\
14
\end{gathered}
\] & \[
\begin{gathered}
+5025 \\
+5005 \\
20 \\
\\
1000 \\
+5 \\
30
\end{gathered}
\] & \begin{tabular}{l}
VDC \\
VDC \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\(\mu \mathrm{V} / \mathrm{V}\) \\
\(\mu \mathrm{V} / \mathrm{mA}\) \\
mA \\
mA
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
Rated Voltage, \(\pm \mathrm{V}_{\mathrm{cc} 1}, \pm \mathrm{V}_{\mathrm{cc} 2}\) \\
Voltage Range \\
Quiescent Current \(+V_{\mathrm{cc}}\) \\
\(-\mathrm{V}_{\mathrm{cc}}\) \\
\(+V_{\text {cc2 }}\) \\
\(-V_{c c 2}\) \\
Power Dissipation: \(\pm \mathrm{V}_{\mathrm{cc}}\) \\
\(\pm \mathrm{V}_{\mathrm{cc} 2}\)
\end{tabular} & \begin{tabular}{l}
Rated Performance \\
No Load
\end{tabular} & \(\pm 10\) & \[
\begin{gathered}
\pm 15 \\
+11 \\
-9 \\
+25 \\
-15 \\
300 \\
600
\end{gathered}
\] & \[
\begin{aligned}
& \pm 20 \\
& +15 \\
& -12 \\
& +33 \\
& -20 \\
& 400 \\
& 800
\end{aligned}
\] & \begin{tabular}{l}
V
V \\
mA \\
mA \\
mA \\
mA \\
mW \\
mW
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operatıng \({ }^{(9)}\) \\
Storage \\
Thermal Resistance, \(\theta_{J A}\).
\end{tabular} & & \[
\begin{aligned}
& -25 \\
& -55 \\
& -65
\end{aligned}
\] & 40 & \[
\begin{gathered}
+85 \\
+125 \\
+150
\end{gathered}
\] & \[
\begin{gathered}
{ }^{*}{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} / \mathrm{W}
\end{gathered}
\] \\
\hline
\end{tabular}

ELECTRICAL (CONT)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{ISO102} & \multicolumn{3}{|c|}{ISO102B} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
GAIN \\
Nominal Gain Initial Error \({ }^{(3)}\) Gain vs Temperature Nonlinearity \({ }^{(4)}\)
\end{tabular} & \(\mathrm{V}_{\mathrm{o}}=10 \mathrm{~V}\) to +10 V & & \[
\begin{gathered}
1 \\
\pm 01 \\
\pm 20 \\
\pm 0.007
\end{gathered}
\] & \[
\begin{gathered}
\pm 0.25 \\
\pm 50 \\
\pm 0.012
\end{gathered}
\] & & \[
\begin{gathered}
* \\
0.07 \\
\pm 12 \\
\pm 0.002
\end{gathered}
\] & \[
\begin{gathered}
013 \\
\pm 25 \\
\pm 0.003
\end{gathered}
\] & \[
\begin{gathered}
\text { V/V } \\
\text { \% FSR } \\
\text { ppm FSR/ }{ }^{\circ} \mathrm{C} \\
\text { \% FSR }
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT OFFSET VOLTAGE \\
Initial Offset \\
vs Temperature vs Power Supplies \({ }^{(5)}\)
\end{tabular} & \[
\begin{gathered}
\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \\
\text { Input Stage, } \mathrm{V}_{\mathrm{CC} 1}= \pm 10 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\
\text { Output Stage, } \mathrm{V}_{\mathrm{CC} 2}= \pm 10 \mathrm{~V} \text { to } \pm 20 \mathrm{~V}
\end{gathered}
\] & \[
\begin{gathered}
0 \\
-4.0
\end{gathered}
\] & \[
\begin{gathered}
\pm 25 \\
\pm 250 \\
14 \\
-1.4 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 70 \\
\pm 500 \\
4.0 \\
0 \\
\hline
\end{gathered}
\] & * & \(\pm 15\)
\(\pm 150\)
\(*\)
\(*\) & \(\pm 25\)
\(\pm 250\)
\(*\)
\(*\) & \[
\begin{gathered}
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mathrm{mV} / \mathrm{V} \\
\mathrm{mV} / \mathrm{V}
\end{gathered}
\] \\
\hline & & \multicolumn{3}{|c|}{ISO106} & \multicolumn{3}{|c|}{ISO106B} & \\
\hline PARAMETER & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & UNITS \\
\hline \begin{tabular}{l}
GAIN \\
Nomınal Gain Initial Error \({ }^{(3)}\) Gain vs Temperature Nonlinearity \({ }^{(4)}\)
\end{tabular} & \(\mathrm{V}_{\mathrm{o}}=10 \mathrm{~V}\) to +10 V & & \[
\begin{gathered}
1 \\
\pm 01 \\
\pm 20 \\
\pm 004
\end{gathered}
\] & \[
\begin{gathered}
\pm 025 \\
\pm 50 \\
\pm 0075
\end{gathered}
\] & & \[
\begin{gathered}
* \\
0.07 \\
\pm 12 \\
\pm 0007
\end{gathered}
\] & \[
\begin{gathered}
\pm 25 \\
\pm 0025
\end{gathered}
\] & \[
\begin{gathered}
\text { V/V } \\
\text { \% FSR } \\
\text { ppm FSR } /{ }^{\circ} \mathrm{C} \\
\text { \% FSR }
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT OFFSET VOLTAGE \\
Initial Offset \\
vs Temperature \\
vs Power Supplies \({ }^{(5)}\)
\end{tabular} & \[
\begin{gathered}
\qquad \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \\
\text { Input Stage, } \mathrm{V}_{\mathrm{CC} 1}= \pm 10 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\
\text { Output Stage, } \mathrm{V}_{\mathrm{CC} 2}= \pm 10 \mathrm{~V} \text { to } \pm 20 \mathrm{~V}
\end{gathered}
\] & & \[
\begin{gathered}
\pm 25 \\
\pm 250 \\
37 \\
-37 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 70 \\
\pm 500
\end{gathered}
\] & & \(*\)
\(\pm 150\)
\(*\)
\(*\) & \[
\begin{gathered}
* \\
\pm 250
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mathrm{mV} / \mathrm{V} \\
\mathrm{mV} / \mathrm{V}
\end{gathered}
\] \\
\hline
\end{tabular}

NOTES. (1) \(100 \%\) tested at rated continuous for 1 minute (2) Isolation-mode rejection is the ratio of the change in output voltage to a change in isolation barrier voltage It is a function of frequency as shown in the Typical Performance Curves This is specified for barrier voltage slew rates not exceeding \(100 \mathrm{~V} / \mu \mathrm{s}\). (3) Adjustable to zero FSR \(=\) Full Scale Range \(=20 \mathrm{~V}\) (4) Nonlinearity is the peak deviation of the output voltage from the best fit straight line. It is expressed as the ratio of deviation to FSR (5) Power Supply Rejection = change in Vos \(/ 20 \mathrm{~V}\) supply change (6) Ripple is the residual component of the barrier carrier frequency generated internally (7) Dynamic Range \(=\) FSR/(Voltage Spectral Noise Density \(\times\) square root of User Bandwidth.). (8) Overshoot can be elımınated by band-limiting (9) See Typical Performance Curve E for limitations

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|}
\hline Supply Without Damage \\
\hline Input Voltage Range \\
\hline Continuous Isolation Voltage Acros \\
\hline ISO102 \\
\hline ISO106 \\
\hline Junction Temperature \\
\hline Storage Temperature Range \\
\hline Lead Temperature (soldering, 10s) \\
\hline Amplifier and Reference Output \\
\hline Short Circuit Duration. \\
\hline
\end{tabular}

\section*{MECHANICAL}


\section*{BURN-IN SCREENING}

Burn-in screening is available for the ISO102 and ISO106. Burn-in duration is 160 hours at \(+85^{\circ} \mathrm{C}\) (or the equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{PIN CONFIGURATION}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|l|}{ISO102} & \multirow[b]{2}{*}{\(+\mathrm{Vccs}\)} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{\(-\mathrm{V}_{\mathrm{cc} 1}\)}} & \multicolumn{2}{|r|}{ISO106} & \multirow[b]{2}{*}{\(+\mathrm{V}_{\text {cc }}\)} \\
\hline \(-\mathrm{V}_{\mathrm{CC} 1}\) & & 24 & & & & \(\cdot 1\) & 40 & \\
\hline VIN & & 23 & Offset Adjust & & VIN & 2 & 39 & Offset Adjust \\
\hline Gain Adjust & & 22 & Offset & & Gain Adjust & 3 & 38 & Offset \\
\hline Isolation Common & & 21 & Reference, & Isolation & Common, & 4 & & Reference \({ }_{1}\) \\
\hline Barrier \(\mathrm{C}_{1}\) & & 16 & Digital Common & Barrier & \(\mathrm{C}_{1}\) & 17 & 24 & Digital Common \\
\hline Common 2 & 10 & 15 & \(\mathrm{C}_{2}\) & & Common & 18 & 23 & \(\mathrm{C}_{2}\) \\
\hline Reference 2 & 11 & 14 & Vout & & Reference \({ }_{2}\) & 19 & 22 & Vout \\
\hline \(+\mathrm{V}_{\text {cc2 }}\) & 12 & 13 & \(-V_{c c 2}\) & & \(+V_{c c 2}\) & 20 & 21 & \(-V_{\text {cca }}\) \\
\hline
\end{tabular}

\section*{PIN DESCRIPTIONS}
\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
\(\pm \mathrm{V}_{\mathrm{cc} 1}\), \\
Common \(_{1}\)
\end{tabular} & Positive and negative power supply voltages and common (or ground) for the input stage Common is the analog reference voltage for input signals. \\
\hline \(\pm \mathrm{V}_{\text {cc } 2}\), Common 2 & Positive and negative power supply voltages and common (or ground) for the ouptut stage Common \({ }_{2}\) is the analog reference voltage for output signals The voltage between Common and \(^{\text {and }} \mathrm{Comon}_{2}\) is the isolation voltage and appears across the internal high voltage barrier \\
\hline V IN & Signal input pin Input impedance is typically \(100 \mathrm{k} \Omega\). The input range is rated for \(\pm 10 \mathrm{~V}\). The input level can actually exceed the input stage supplies Output signal swing is limited only by the output supply voltages \\
\hline \begin{tabular}{l}
Gaın \\
Adjust
\end{tabular} & This pin is an optional sıgnal input A series \(5 \mathrm{k} \Omega\) potentıometer between thıs pın and the input sıgnal allows a guaranteed \(\pm 1 \mathbf{5 \%}\) gain adjustment range. When gain adjustment is not required, the Gain Adjust should be left open Figure 4 illustrates the gain adjustment connection \\
\hline Reference \(_{1}\) & +5 V reference output This low drift zener voltage reference is necessary for setting the bipolar offset point of the input stage. This pin must be strapped to either Offset or Offset Adjust to allow the isolation amplifier to function. The reference is often useful for input signal conditioning circuits. See Typical Performance Curve H for the effect of offset voltage change with reference loading. Reference \({ }_{1}\) is identical to, but independent of, Reference \({ }_{2}\) This output is short circuit protected. \\
\hline Reference \({ }_{2}\) & +5 V reference output. This reference circuit is identical to, but independent of, Reference \({ }_{1}\). It controls the bipolar offset of the output stage through an internal connection This output is short circuit protected. \\
\hline Offset & Offset input This input must be strapped to Reference, unless user adjustment of bipolar offset is required. \\
\hline \begin{tabular}{l}
Offset \\
Adjust
\end{tabular} & This pin is for optional offset control When connected to the Reference \({ }_{1}\) pin through a \(1 \mathrm{k} \Omega\) potentiometer, \(\pm 150 \mathrm{mV}\) of adjustment range is guaranteed Under this condition, the Offset pin should be connected to the Offset Adjust pin When offset adjustment is not required, the Offset Adjust pin is left open See Figure 4 \\
\hline Digital Common & Digital common or ground. This separate ground carries currents from the digital portions of the output stage circuit. The best grounding practices require that digital common current does not flow in analog common connections In most systems the physical connection between analog and digital commons must be at the system power supplies terminal to insure digital noise is kept out of the analog signal Difference in potentials between the Common 2 and Digital Common pins can be \(\pm 1 \mathrm{~V}\) See Figure 2 \\
\hline Vout & Signal output Because the isolation amplifier has unity gain, the output signal is ideally identical to the input signal The output is low impedance and is short-circuit-protected \\
\hline \(\mathrm{C}_{1}, \mathrm{C}_{2}\) & Capacitors for small sıgnal bandwidth control. These pins connect to the internal rolloff frequency controlling nodes of the output lowpass filter Additional capacitance added to these pins will modify the bandwidth of the buffer. \(\mathrm{C}_{2}\) is always twice the value of \(\mathrm{C}_{1}\) See Typical Performance Curve B for the relationship between bandwidth and \(\mathrm{C}_{1}\) and \(\mathrm{C}_{2}\). When no connections are made to these pins, the full small signal bandwidth is maintained. Be sure to shield \(C_{1}\) and \(C_{2}\) pins from high electric fields on the PC board This preserves \(A C\) Isolation Mode Rejection by reducing capacitive coupling effects \\
\hline
\end{tabular}

ORDERING INFORMATION
\begin{tabular}{|c|c|c|}
\hline Model & Package & Temperature Range \\
\hline ISO102 & Ceramic & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline ISO102B & Ceramic & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline ISO106 & Ceramıc & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline ISO106B & Ceramic & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline \multicolumn{3}{|l|}{BURN-IN SCREENING OPTION See text for details} \\
\hline Model & Package & \[
\begin{aligned}
& \text { Burn-In } \\
& (160 h)^{(1)}
\end{aligned}
\] \\
\hline ISO102-BI & Ceramıc & \(+85^{\circ} \mathrm{C}\) \\
\hline ISO102B-BI & Ceramic & \(+85^{\circ} \mathrm{C}\) \\
\hline ISO106-BI & Ceramic & \(+85^{\circ} \mathrm{C}\) \\
\hline ISO106B-BI & Ceramic & \(+85^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE (1) Or equivalent combination. See text

\section*{TYPICAL PERFORMANCE CURVES}

\author{
\(T_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}\) unless otherwise noted
}
A. RECOMMENDED RANGE OF ISOLATION VOLTAGE


Isolation Voltage Frequency ( Hz )
B. BANDWIDTH CONTROL

C. IMR/LEAKAGE VS FREQUENCY





\section*{TYPICAL PERFORMANCE CURVES (CONT)}
\(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}\) unless otherwise noted.


ISO102/106

\section*{THEORY OF OPERATION}

The ISO102 and ISO106 have no galvanic connection between the input and output. The analog input signal referenced to the input common is accurately duplicated at the output referenced to the output common. Because the barrier information is digital, potentials between the two commons can assume a wide range of voltages and frequencies without influencing the output signal. Signal
information remains undisturbed until the slew rate of the barrier voltage exceeds \(100 \mathrm{~V} / \mu \mathrm{s}\). The amplifier is protected from damage for slew rates up to \(100,000 \mathrm{~V} / \mu \mathrm{s}\). A simplified diagram of the ISO102 and ISO106 is shown in Figure 1. The design consists of an input voltagecontrolled oscillator (VCO) also known as a voltage-tofrequency converter (VFC), differential capacitors, and output phase lock loop (PLL). The input VCO drives


FIGURE 1. Simplified Diagram of ISO102 and ISO106.
digital levels directly into the two 3 pF barrier capacitors. The digital signal is frequency modulated and appears differentially across the barrier while the externally applied isolation voltage appears common-mode.
A sense amplifier detects only the differential information. The output stage decodes the frequency modulated signal by the means of a PLL. The feedback of the PLL employs a second VCO that is identical to the encoder VCO. The PLL forces the second VCO to operate at the same frequency (and phase) as the encoder VCO; therefore, the two VCOs have the same input voltage. The input voltage of the decoder VCO serves as the isolation buffer's output signal after passing through a 100 kHz second order active filter.

For a more detailed description of the internal operation of the ISO102 and ISO106 refer to Proceedings of the 1987 International Symposium on Microelectronics pages 202-206.

\section*{ABOUT THE BARRIER}

For any isolation product, barrier composition is of paramount importance in achieving high reliability. Both the ISO102 and ISO106 utilize two 3pF high voltage ceramic coupling capacitors. They are constructed of tungsten thick film deposited in a spiral pattern on a ceramic substrate. Capacitor plates are buried in the package, making the barrier very rugged and hermetically sealed. Capacitance results from the fringing electric fields of adjacent metal runs. Dielectric strength exceeds 10 kV and resistance is typically \(10{ }^{14} \Omega\). Input and output circuitry are contained in separate solder-sealed cavities, resulting in the industry's first fully hermetic hybrid isolation amplifier.
The ISO102 and ISO106 are free from partial discharge at rated voltages. Partial discharge is a form of localized breakdown that degrades the barrier over time. Since it does not bridge the space across the barrier, it is difficult to detect. Both isolation amplifiers have been extensively evaluated at high temperature and high voltage.

\section*{POWER SUPPLY AND SIGNAL CONNECTIONS}

Figure 2 shows the proper power supply and signal connections. Each supply should be AC-bypassed to Analog Common with \(0.1 \mu \mathrm{~F}\) ceramic capacitors as close to the amplifier as possible. Short leads will minimize lead inductance. A ground plane will also reduce noise problems. Signal common lines should tie directly to the common pin if a low impedance ground plane is not used. Refer to Digital Common in the Pin Descriptions table. To avoid gain and isolation-mode rejection (IMR) errors introduced by the external circuit, connect grounds as indicated, being sure to minimize ground resistance. Any capacitance across the barrier will increase AC leakage current and may degrade high frequency IMR. The schematic in Figure 3 shows the proper technique for wiring analog and digital commons together.


FIGURE 2. Power Supply and Signal Connection for ISO102 and ISO106.


FIGURE 3. Technique for Wiring Analog and Digital Commons Together in the ISO102 and ISO106.

\section*{DISCUSSION OF SPECIFICATIONS}

The ISO102 and ISO106 are unity gain buffer isolation amplifiers primarily intended for high level input voltages on the order of 1 V to 10 V . They may be preceded by operational, differential, or instrumentation amplifiers that precondition a low level signal on the order of millivolts and translate it to a high level.

\section*{ISOLATION-MODE REJECTION}

The ISO102 and ISO106 provide exceptionally high isolation-mode rejection over a wide range of isolationmode voltages and frequencies. The typical performance curves should be used to insure operation within the recommended range. The maximum barrier voltage allowed decreases as the frequency of the voltage increases. As with all isolation amplifiers, a change of voltage across the barrier will induce leakage current across the barrier. In the case of the ISO102 and ISO106, there exists a threshold of leakage current through the signal capacitors that can cause over-drive of the decoder's sense amplifier. This occurs when the slew rate of the isolation voltage reaches \(100 \mathrm{~V} / \mu \mathrm{s}\). The output will recover in about \(50 \mu \mathrm{~s}\) from transients exceeding \(100 \mathrm{~V} / \mu \mathrm{s}\).
Typical Performance Curve C indicates the expected isolation-mode rejection over a wide range of isolation voltage frequencies. Also plotted is the typical leakage current across the barrier at 240 Vrms . The majority of the leakage current is between the input common pin and the output digital ground pin.
The ISO102 and ISO106 are intended to be continuously operated with fully rated isolation voltage and temperature without significant drift of gain and offset. See performance curve D for changes in gain and offset with isolation voltage.

\section*{SUPPLY AND TEMPERATURE RANGE}

The ISO102 and ISO106 are rated for \(\pm 15 \mathrm{~V}\) supplies; however, they are guaranteed to operate from \(\pm 10 \mathrm{~V}\) to \(\pm 20 \mathrm{~V}\). Performance is also rated for an ambient temperature range of \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). For operation outside this temperature range, refer to performance curve E to establish the maximum allowed supply voltage. Supply currents are fairly insensitive to changes in supply voltage or temperature. Therefore, the maximum current limits can be used in computing the maximum junction temperature under nonrated conditions.

\section*{OPTIONAL BANDWIDTH CONTROL}

The following discussion relates optimum dynamic range performance to bandwidth, noise, and settling time.
The outputs of the ISO102 and ISO106 are the outputs of a second order low-pass Butterworth filter. Its low impedance output is rated for \(\pm 5 \mathrm{~mA}\) drive and \(\pm 12 \mathrm{~V}\) range with \(10,000 \mathrm{pF}\) loads. The closed-loop bandwidth of the PLL is 70 kHz , while the output filter is internally
set at 100 kHz . The output filter lowers the residual voltage of the barrier FM signal to below the noise floor of the output signal.
Two pins are available for optional modification of the filter's bandwidth. Only two capacitors are required. Performance curve B gives the value of \(\mathrm{C}_{1}\left(\mathrm{C}_{2}\right.\) is equal to twice \(\mathrm{C}_{1}\) ) for the desired bandwidth. Figure 4 illustrates the optional connection of both capacitors.
A tradeoff can be achieved between the required signal bandwidth and system dynamic range. The noise floor of the output limits the dynamic range of the output signal. The noise power varies with the square root of the bandwidth of the buffer. It is recommended that the bandwidth be reduced to about twice the maximum signal bandwidth for optimum dynamic range as shown in performance curve \(F\). The output spectral noise density measurement is displayed in performance curve G. The noise is flat to within \(5 \mathrm{~dB} \sqrt{\mathrm{~Hz}}\) between 0.1 Hz to 70 kHz .
The overall AC gain of the buffer amplifiers is shown in performance curves K and L . Note that with \(\mathrm{C}_{1}=100 \mathrm{pF}\) and \(\mathrm{C}_{2}=200 \mathrm{pF}\), the AC gain remains flat within \(\pm 0.01 \mathrm{~dB}\) up to 7 kHz . The total harmonic distortion for large signal sine wave outputs is plotted in performance curve I. The phase-lock-loop displays slightly nonuniform rise and fall edges under maximum slew conditions. Reducing the output filter bandwidth to below 70 kHz smoothes the output signal and eliminates any overshoot. See the settling time performance curve \(J\).

\section*{OPTIONAL OFFSET AND GAIN ADJUSTMENT}

In many applications the factory-trimmed offset is adequate. For situations where reduced or modified gain and offset are required, adjustment of each is easy. The addition of two potentiometers as shown in Figure 4 provides for a two step calibration.


FIGURE 4. Optional Gain Adjust, Offset Adjusi, and Bandwidth Control.

Offset should be adjusted first. Gain adjustment does not interfere with offset. The potentiometer's TCR adds only \(2 \%\) to overall temperature drift.
The offset and gain adjustment procedures are as follows:
1. Set \(V_{\text {IN }}\) to \(0 V\) and adjust \(R_{1}\) to desired offset at the output.
2. Set \(\mathrm{V}_{\text {IN }}\) to full scale (not zero). Adjust \(\mathrm{R}_{2}\) for desired gain.

\section*{PRINTED CIRCUIT BOARD LAYOUT}

The distance across the isolation barrier, between external components, and conductor patterns, should be maximized to reduce leakage and arcing at high voltages. Good layout techniques that reduce stray capacitance will assure low leakage current and high AC IMR. For some applications, applying conformal coating compound such as urethane is useful in maintaining good performance. This is especially true where dirt, grease or moisture can collect on the PC board surface, component surface, or component pins. Following this industryaccepted practice will give best results, particularly when circuits are operated or tested in a moisture-condensing environment. Optimum coating can be achieved by administering urethane under vacuum conditions. This allows complete coverage of all areas.
Figure 5 shows the recommended layout of the DEM102 demonstration board. This board contains the ISO102 and PWS725. The PWS725 is a DC-to-DC converter with a rated barrier voltage of 1500 Vrms . It provides isolated power for the ISO102's input stage and other input circuitry that may be used. The DEM102 board illustrates the ease of use of these components. Notice that the ISO102's external high voltage spacing is maintained on both sides of the PC board layout. The placement of bypass capacitors, gain and offset potentiometers, and the PWS725's input ripple filter components are shown. The DEM106 layout in Figure 6 is similar to the DEM102. It contains the ISO106 and PWS726, which is rated for 3500 Vrms . The schematic of both demonstration boards appears in Figure 7. Boards are available from Burr-Brown to facilitate fast, easy evaluation of electrical and isolation performance.
Isolation-mode, rejection can be affected by the PC board layout. The most critical pins for obtaining maximum IMR are \(C_{1}\) and \(C_{2}\). These are the only high impedance nodes under normal operation and can be influenced by the barrier's voltage if not shielded. Grounded rings around the \(\mathrm{C}_{1}\) and \(\mathrm{C}_{2}\) contacts on the board greatly reduce high voltage electric fields at these pins. Maximum IMR is achieved when a ground plane is provided on both sides of the \(C_{1}, C_{2}\) interconnect.


FIGURE 5. Recommended Layout for ISO102 and PWS725 (Demonstration Board DEM102).


FIGURE 6. Recommended Layout for ISO106 and PWS726 (Demonstration Board DEM106).


FIGURE 7. Schematic for Layout in Figures 5 and 6.

\section*{APPLICATIONS}

The ISO102 and ISO104 isolation amplifiers are used in three categories of applications:
1. accurate isolation of signals from high voltage ground potentials,
2. accurate isolation of signals from severe ground noise, and
3. fault protection from high voltages in analog measurement systems.
Figures 8 through 18 show a variety of application circuits.
Additional discussion of application can be found in December 11, 1986 issue of Electronic Design, pages 9196.


FIGURE 8. Isolated Power Current Monitor for Motor Circuit. (The ISO102 allows reliable safe measurement at high voltages.)


FIGURE 9. Isolated Power Line Monitor ( \(0.5 \mu \mathrm{~A}\) leakage current at 120 Vrms .)

FIGURE 10. Battery Monitor for High Voltage Charging Circuit.


FIGURE 11. Isolated RTD Temperature Amplifier.


FIGURE 12. Programmable-Gain Isolation Channel with Gains of 1,10 , and 100 .


FIGURE 13. Isolation Amplifier with Isolated Bipolar Input Reference.


FIGURE 14. Low Cost Eight-Channel Isolation Amplifier Block with Channel-to-Channel Isolation.


FIGURE 15. Thermocouple Amplifier with Ground Loop Elimination, Cold Junction Compensation, and Upscale Burn-out.


FIGURE 16. Remote Isolated Thermocouple Transmitter with Cold Junction Compensation.


FIGURE 17. Isolated Instrumentation Amplifier for \(300 \Omega\) Bridge. (Reference voltage from isolation amplifier is used to excite bridge.)


FIGURE 18. Right-Leg Driven ECG Amplifier (with defibrillator protection and calibrator).

\section*{AN ERROR ANALYSIS OF THE ISO102 IN A SMALL SIGNAL MEASURING APPLICATION}

High accuracy measurements of low-level signals in the presence of high isolation mode voltages can be difficult due to the errors of the isolation amplifiers themselves.
This error analysis shows that when a low drift operational amplifier is used to preamplify the low-level source signal, a low cost, simple and accurate solution is possible.
In the circuit shown in Figure 19, a 50 mV shunt is used to measure the current in a 500VDC motor. The OPA27 amplifies the 50 mV by \(200 \times\) to 10 V full scale. The output of the OPA27 is fed to the input of the ISO102, which is a unity-gain isolation amplifier. The \(5 \mathrm{k} \Omega\) and \(1 \mathrm{k} \Omega\) potentiometers connected to the ISO102 are used to adjust the gain and offset errors to zero as described in Discussion of Specifications.

\section*{Some Observations}

The total errors of the op amp and the iso amp combined are approximately \(0.11 \%\) of full-scale range (see Figure 20). If the op amp had not been used to preamplify the signal, the errors would have been \(2.6 \%\) of FSR. Clearly, the small cost of adding the op amp buys a large performance improvement. Optimum performance, therefore, is obtained when the full \(\pm 10 \mathrm{~V}\) range of the ISO102/ 106 is utilized.

The rms noise of the ISO102 with a 120 Hz bandwidth is only 0.18 mVrms , which is only \(0.0018 \%\) of the 10 V fullscale output. Therefore, even though the \(16 \mu \mathrm{~V} / \sqrt{\mathrm{Hz}}\) noise spectral density specification may appear large compared to other isolation amplifiers, it does not turn out to be a significant error term. It is worth noting that even if the bandwidth is increased to 10 kHz , the noise of the iso amp would only contribute \(0.016 \%\) FSR error.


FIGURE 19. 50 mV Shunt Measures Current in a 500 VDC Motor.

\section*{The Errors Of The Op Amp At \(25^{\circ} \mathrm{C}\) (Referred To Input, RTI)}
\(V_{E(O P A)}=V_{0}\left[1-\frac{1}{1+\frac{1}{\beta A_{V O L}}}\right]+V_{O S}\left[1+\frac{R_{1}}{R_{F}}\right]+I_{B} R_{1}+P . S R+\) Noise
\(V_{E(O P A)}=\) Total Op Amp Error (RTI)
\(V_{0}=\) Differential Voltage (Full Scale) Across Shunt
\(\left[1-\frac{1}{1+\frac{1}{\beta A_{v o l}}}\right]=\) Gain Error Due to Finite Open Loop Gain
\(\beta=\) Feedback Factor
Avol \(=\) Open Loop Gain at Signal Frequency
\(V_{o s}=\) Input Offset Voltage
\(I_{B}=\) Input Bias Current
PSR == Power Supply Rejection ( \(\mu \mathrm{V} / \mathrm{V}\) ) [Assuming a 5\% change with \(\pm 15 \mathrm{~V}\) supplies. Total error is twice that due to one supply]
Noise \(=5 \mathrm{nV} \sqrt{\mathrm{Hz}}\) (for \(1 \mathrm{k} \Omega\) source resistance and 1 kHz bandwidth)


\section*{The Errors Of The ISO Amp At \(25^{\circ} \mathrm{C}\) (RTI)}
\[
V_{E \text { IIso) }}=\frac{1}{200}\left[\frac{V_{\text {Iso }}}{\text { IMR }}+V_{o s}+G E+\text { Nonlinearity }+P S R+\text { Noise }\right]
\]
\(\mathrm{V}_{\mathrm{E}}\) (ISO) \(=\) Total ISO Amp Error
IMR = Isolation Mode Rejection
\(V_{\text {os }}=\) Input Offset Voltage
\(V_{\text {iso }}=V_{\text {imv }}=\) Isolation Voitage \(=\) Isolation Mode Voltage
G E = Gain Error (\% of FSR)
Nonlinearity = Peak-to-peak deviation of output voltage from best-fit straight line it is expressed as ratio based on full-scale range
PSR \(=\) Change in \(\mathrm{V}_{\mathrm{os}} / 10 \mathrm{~V} \times\) Supply Change
Noise \(=\) Spectral noise density \(\times \sqrt{\text { bandwidth }}\) it is recommended that bandwidth be limited to twice maximum signal bandwidth for optimum dynamic range


FIGURE 20. Op Amp and Iso Amp Error Analysis.

ISO103
ISO107

\section*{ADVANCE INFORMATION SUBJECT TO CHANGE}

\section*{Low-Cost, High-Voltage, Internally Powered ISOLATION AMPLIFIER}

\section*{FEATURES}
- SIGNAL AND POWER IN ONE PACKAGE: Double-Wide ISO103, Triple-Wide ISO107
- CONTINUOUS AC BARRIER RATINGS: ISO103: 1500Vrms, ISO107: 2500Vrms
- WIDE INPUT SIGNAL RANGE: -10V to \(+10 \mathrm{~V}\)
- WIDE BANDWIDTH: 30kHz Small Signal,10kHz Full Power
- BUILT-IN ISOLATED POWER: \(\pm 10 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) Input, \(\pm 25 \mathrm{~mA}\) Output
- MULTI-CHANNEL SYNCHRONIZATION CAPABILITY

\section*{DESCRIPTION}

The ISO103 and ISO107 isolation amplifiers provide both signal and power across an isolation barrier. The products are differentiated by package size and barrier voltage rating. The ceramic side-brazed hybrid package contains a transformer-coupled DC/DC converter and a capacitor-coupled signal channel. A proprietary 800 kHz oscillator chip, power MOSFET transformer drivers, patented square core wirebonded transformer, and single chip diode bridge provide power to the input side of the isolation amplifier as well as external loads up to \(\pm 25 \mathrm{~mA}\).
Extra features include short-circuit protection, soft start, multi-channel synchronization, \(\pm 10 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) input

\section*{APPLICATIONS}
- MULTI-CHANNEL ISOLATED DATA ACQUISITION
- BIOMEDICAL INSTRUMENTATION
- POWER SUPPLY AND MOTOR CONTROL - GROUND LOOP ELIMINATION

ISO103/107 BLOCK DIAGRAM

supply range, and 1500 Vrms (ISO103) or 2500 Vrms (ISO107) isolation voltage rating.

The signal channel capacitively couples a duty cycle encoded signal across the ceramic high-voltage barrier built into the package. A proprietary transmitter/receiver pair of integrated circuits, laser trimmed at wafer level, are coupled through a pair of matched "fringe" capacitors. The result is a simple, reliable design that rejects common mode transients. The duty cycle modulator is synchronized to the DC/DC converter to eliminate beat frequency interference between the power converter and signal channel.

\title{
ADVANCE INFORMATION SUBUECT TO CHANGE SPECIFICATIONS
}

\section*{ELECTRICAL}

At \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\mathrm{V}_{\mathrm{cc} 2}= \pm 15 \mathrm{~V}, \pm 15 \mathrm{~mA}\) output current unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & CONDITIONS & MIN & TYP & MAX & UNITS \\
\hline \begin{tabular}{l}
ISOLATION \\
Rated Continuous Voltage \\
ISO103 AC, 60Hz DC \\
ISO107 AC, 60Hz DC \\
Partial Discharge Test ( \({ }^{(1)}\) ISO103 ISO107 \\
Isolation-Mode Rejection \\
Barrier Impedance \\
Leakage Current
\end{tabular} & \begin{tabular}{l}
\(T_{\text {min }}\) to \(T_{\text {mux }}\) \\
\(T_{\text {min }}\) to \(T_{\text {mux }}\) \\
\(T_{\text {min }}\) to \(T_{\text {max }}\) \\
\(T_{\text {min }}\) to \(T_{\text {mix }}\) \\
2400 Vrms \\
4000 Vrms \\
1500 V rms \\
2121VDC \\
240 Vrms
\end{tabular} & \[
\begin{aligned}
& 1500 \\
& 2121 \\
& 2500 \\
& 3500
\end{aligned}
\] & \[
\begin{gathered}
100 \\
160 \\
10^{12} \| 9 \\
1
\end{gathered}
\] & \[
\begin{aligned}
& 5 \\
& 5
\end{aligned}
\] & \begin{tabular}{l}
Vrms \\
VDC \\
Vrms \\
VDC \\
pC \\
PC \\
dB \\
\(d B\) \\
\(\Omega \| p F\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
GAIN \\
Nominal Initial Error Gain vs Temperature Nonlinearity
\end{tabular} & & & \[
\begin{gathered}
1 \\
\pm 0.1 \\
\pm 20 \\
\pm 0.01
\end{gathered}
\] & & V/N \% FSR \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \% FSR \\
\hline \begin{tabular}{l}
INPUT OFFSET VOLTAGE \\
Initial Offset \\
vs Temperature \\
vs Power Supplies
\end{tabular} & \(V_{\text {cc2 }}= \pm 10 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & & \[
\begin{gathered}
20 \\
100 \\
5
\end{gathered}
\] & & \[
\begin{gathered}
m V \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mathrm{mV} / \mathrm{V}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT \\
Voltage Range \\
Resistance
\end{tabular} & & & \[
\begin{aligned}
& \pm 10 \\
& 200
\end{aligned}
\] & & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{k} \Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
SIGNAL OUTPUT \\
Voltage Range Current Drive Ripple Voltage Capacitive Load Drive Voltage Noise
\end{tabular} & & & \[
\begin{gathered}
\pm 10 \\
\pm 15 \\
10 \\
1000 \\
4
\end{gathered}
\] & & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\mathrm{mVp-p} \\
\mathrm{pF} \\
\mu \mathrm{~V} / \sqrt{\mathrm{Hz}}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
FREQUENCY RESPONSE \\
Small Signal Bandwidth \\
Slew Rate \\
Settling Time
\end{tabular} & 0.1\%, -10/10V & & \[
\begin{aligned}
& 30 \\
& 1.5 \\
& 50
\end{aligned}
\] & & \begin{tabular}{l}
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \(\mu \mathrm{s}\)
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
Rated Voltage, \(\mathrm{V}_{\text {cc2 }}\) \\
Voltage Range \\
Input Current \\
Ripple Current \\
Rated Output Voltage \\
Oúput Current \\
Load Regulation \\
Line Regulation \\
Output Voltage vs Temperature \\
Voltage Balance, \(\pm V_{c c 1}\) \\
Voltage Ripple ( 800 kHz ) \\
Output Capacitive Load
\end{tabular} & \begin{tabular}{l}
\[
I_{0}= \pm 15 \mathrm{~mA}
\] \\
No Filter
\[
C_{N}=1 \mu F
\] \\
pi Filter \\
Balanced Load \\
Single \\
Balanced Load \\
No External Capacitors
\end{tabular} & \(\pm 10\) & \[
\begin{gathered}
\pm 15 \\
\\
+90 /-3 \\
150 \\
60 \\
5 \\
\pm 15 \\
\pm 15 \\
30 \\
0.5 \\
1.15 \\
10 \\
0.5 \\
60 \\
1
\end{gathered}
\] & \(\pm 18\) & \[
\begin{gathered}
V \\
V \\
m A \\
m A p-p \\
m A p-p \\
m A p-p \\
V \\
m A \\
m A \\
\% / m A \\
V / N \\
m V /{ }^{\circ} \mathrm{C} \\
\% \\
m V p-p \\
\mu \mathrm{~F}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operating \\
Storage
\end{tabular} & & \[
\begin{aligned}
& -25 \\
& -25 \\
& -25
\end{aligned}
\] & & \[
\begin{array}{r}
+85 \\
+85 \\
+125
\end{array}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTE: (1) Conforms to VDE0884 test methods. Tested at \(1.6 \times\) rated voltage; \(\mathrm{PD} \leq 5 p \mathrm{C}\).

MECHANICAL


ISO107 - 32-Pin Triple-Wide DIP

\begin{tabular}{|l|l|l|l|l|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{|c|}{ MILLIMETERS } \\
\hline DIM & MIN & MAX & MIN & MAX \\
\hline A & 1.580 & 1.620 & 40.13 & 41.15 \\
\hline B & .880 & .900 & 22.35 & 22.86 \\
\hline C & .310 & .370 & 7.87 & 9.40 \\
\hline D & .016 & .020 & 0.41 & 0.51 \\
\hline F & .040 TYP & 1.02 TYP \\
\hline G & .100 BASIC & \multicolumn{2}{|l|}{2.54 BASIC } \\
\hline H & .044 & .056 & 1.12 & 1.42 \\
\hline J & .009 & .012 & 0.23 & 0.30 \\
\hline K & .150 & .185 & 3.81 & 4.70 \\
\hline L & .900 & .920 & 22.86 & 23.37 \\
\hline N & .040 & .060 & 1.02 & 1.52 \\
\hline
\end{tabular}

NOTE: Leads in true position within \(0.01^{\prime \prime}\) ( 0.25 mm ) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.

\section*{ABSOLUTE MAXIMUM RATINGS}


\section*{ADUANGE TMPORMATMON SUBAECT TO CMANGE}

PIN CONFIGURATION
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{10}{*}{150103} & & & \\
\hline & 24 NC & Nc 1 & 32 NC \\
\hline & 24 NC & NC 1 & 32 NC \\
\hline & 23 and 1 & \(+\mathrm{V}_{\mathrm{cc}} 12\) & 31 Ond 1 \\
\hline & 22 v & NC 3 & 30 v \\
\hline & 21 Com 1 & \(-\mathrm{V}_{\mathrm{ccI}} 4\) & 29 Com 1 \\
\hline & \(16-\mathrm{V}_{\text {ces }}\) & Com 213 & 20- -vccz \\
\hline & 15 Sync & \(\mathrm{V}_{\text {ar }} 114\) & \(1{ }^{10}\) Sync \\
\hline & \(14+\mathrm{V}_{\text {cez }}\) & Sense 15 & \(18+\mathrm{V}_{\text {ccz }}\) \\
\hline & 13 Enable & Ond 2118 & 17) Enable \\
\hline
\end{tabular}

BURR-BROWN \({ }^{\text {® }}\)


\section*{Isolated} VOLTAGE-TO-FREQUENCY CONVERTER

\section*{FEATURES}
- ISOLATED VFC IN HERMETIC DIP
- HIGH-VOLTAGE AC RATINGS:

ISO108: 1500Vrms, ISO109: 2500Vrms
- HIGH TRANSIENT IMMUNITY: \(10 \mathrm{kV} / \mu \mathrm{s}\)
- LOW BARRIER LEAKAGE CURRENT: \(0.5 \mu \mathrm{~A}\)
- HIGH LINEARITY AT HIGH FREQUENCY: \(0.01 \%\) at 1 MHz
- VOLTAGE REFERENCE OUTPUT: 5VDC
- MULTIPLEXED OUTPUT CAPABILITY

\section*{DESCRIPTION}

The ISO108 and ISO109 provide a high-speed VFC and isolated coupler in one hermetic DIP package. This represents a new function for diverse applications benefiting from A/D conversion with ground breaking.
The input VFC transmits a differential digital signal across the isolation barrier through matched 1 pF ceramic capacitors built into the 24 -pin single-wide (ISO108) and 40-pin double-wide (ISO109) packages. Excellent transient immunity is provided by the small barrier capacitor matching, patented sense amp design, and laser trimming.
Extra features include a voltage reference useful for offsetting and calibration, and a TTL-compatible enable input that provides for multiplexing multiple VFC outputs.

\section*{APPLICATIONS}
- ISOLATED A/D CONVERTER
- BIOMEDICAL DATA ACQUISITION
- PROCESS CONTROL
- INDUSTRIAL DATA ACQUISITION


\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

At \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\pm \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{cc} 2}=5 \mathrm{~V}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & CONDITIONS & MIN & TYP & MAX & UNITS \\
\hline \begin{tabular}{l}
ISOLATION \\
Rated Continuous Voltage
ISO108: AC, 60Hz \\
DC \\
ISO109: AC, 60 Hz DC \\
Partial Discharge Test(1) ISO108 ISO109 \\
Transient Immunity Barrier Impedance \\
Leakage Current
\end{tabular} & \begin{tabular}{l}
\(T_{\text {MIN }}\) to \(T_{\text {mx }}\) \\
\(T_{\text {MiN }}\) to \(T_{\text {mx }}\) \\
\(T_{\text {min }}\) to \(T_{\text {max }}\) \\
\(T_{\text {min }}\) to \(T_{\text {max }}\) \\
2400 V rms \\
4000 V rms \\
240 Vrms
\end{tabular} & \[
\begin{aligned}
& 1500 \\
& 2121 \\
& 2500 \\
& 3500
\end{aligned}
\] & \[
\begin{gathered}
10 \\
10^{12} \|^{3} 3 \\
0.3
\end{gathered}
\] & \[
\begin{aligned}
& 5 \\
& 5
\end{aligned}
\] & \begin{tabular}{l}
Vrms \\
VDC \\
Vrms \\
VDC \\
PC \\
pC \\
\(\mathrm{kV} / \mu \mathrm{s}\) \\
\(\boldsymbol{\Omega} \| \mathrm{pF}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
TRANSFER FUNCTION \\
Voltage-to-Frequency Mode Gain Error \\
Linearity Error \\
Gain Drift \\
PSRR \\
Input Current Range \({ }^{(2)}\)
\end{tabular} & \[
\begin{aligned}
& 1 \mathrm{MHz} \\
& \text { FSR }=1 \mathrm{MHz} \\
& \text { FSR }=1 \mathrm{MHz} \\
& 0-\text { FS Output }
\end{aligned}
\] & >0 & \[
\begin{gathered}
5 \\
0.01 \\
50 \\
0.1
\end{gathered}
\] & 250 & \begin{tabular}{l}
\% \\
\% \\
ppm \(/{ }^{\circ} \mathrm{C}\) \\
\%/V \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
INTEGRATOR OP AMP \\
\(V_{\text {os }}\) \\
\(V_{o s}\) Drift \\
\(I_{B}\)
\end{tabular} & & & \[
\begin{gathered}
3 \\
30 \\
50
\end{gathered}
\] & & \begin{tabular}{l}
mV \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
nA
\end{tabular} \\
\hline OPEN COLLECTOR OUTPUT \(V_{a}\) \(\mathrm{I}_{\mathrm{OH}}\) Fall Time & \[
\begin{aligned}
& I_{O U T}=10 \mathrm{~mA} \\
& V_{O H}=20 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& 0.4 \\
& 0.1 \\
& 50
\end{aligned}
\] & & V \(\mu A\) ns \\
\hline \begin{tabular}{l}
REFERENCE VOLTAGE \\
Accuracy \\
Drift \\
Current Output \\
PSRR \\
Output Impedance
\end{tabular} & & 4.95 & \[
\begin{gathered}
5.00 \\
50 \\
20 \\
75 \\
1
\end{gathered}
\] & 5.05 & V \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) mA ppm/N \(\Omega\) \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Voltage Range \\
Quiescent Current
\end{tabular} & \[
\begin{aligned}
& \pm V_{c c 1} \\
& +V_{c c} \\
& \pm V_{c c 1} \\
& +V_{c c 2} \\
&
\end{aligned}
\] & \[
\begin{aligned}
& \pm 8 \\
& 4.5
\end{aligned}
\] & \[
\begin{gathered}
+17 /-15 \\
+12
\end{gathered}
\] & \[
\begin{aligned}
& \pm 20 \\
& 20
\end{aligned}
\] & \begin{tabular}{l}
V \\
V \\
mA \\
mA
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operating \\
Storage
\end{tabular} & & \[
\begin{aligned}
& -25 \\
& -55 \\
& -65
\end{aligned}
\] & & \[
\begin{aligned}
& +85 \\
& +125 \\
& +150
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTES; (1) Conforms to VDE884 test methods. Tested at \(1.6 \times\) rated voltage; \(P D \leq 5 p C\). (2) \(V_{\mathbb{W}}=I_{\mathbb{N}} \times R_{\mathbb{N}}\)

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Supply Without Damage ........................................................... \(\mathbf{2} 20 \mathrm{~V}\)} \\
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{\(\mathbf{V}_{\text {REF }}, \mathbf{V}_{0}\) to Gnd 1 ............................................................ Continuous} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{f}_{0}\) Sink Current ......................................................................... \(50 . \mathrm{mA}\)} \\
\hline \multicolumn{2}{|l|}{Continuous Isolation Voltage} \\
\hline & ISO108 ...................................................................... 1500Vrms \\
\hline & ISO109 .......................................................................2500Vms \\
\hline \multicolumn{2}{|l|}{Junction Temperature ............................................................+150 \({ }^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Storage Temperature ............................................. \(65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline & Lead Temperature, 10s .......................................................... \(+300^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{ADVANCE INFORMATION SUBJECT TO CHANGE}

\section*{MECHANICAL}


ISO109 - 40-PIn Double-WIde Hermetic DIP

\begin{tabular}{|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{|c|}{ MILLIMETERS } \\
\hline DIM & MIN & MAX & MIN & MAX \\
\hline A & 1.980 & 2.020 & 50.29 & 51.31 \\
\hline C & .115 & .175 & 2.92 & 4.45 \\
\hline D & .015 & .021 & 0.38 & 0.53 \\
\hline F & 0.35 & 0.60 & 0.89 & 1.52 \\
\hline G & .100 BASIC & 2.54 & BASIC \\
\hline H & 0.30 & .070 & 0.76 & 1.78 \\
\hline J & .008 & .012 & 0.20 & 0.30 \\
\hline K & .120 & .240 & 3.05 & 6.10 \\
\hline L & .600 BASIC & 15.24 BASIC \\
\hline M & - & \(10^{\circ}\) & - & \(10^{\circ}\) \\
\hline N & .025 & .060 & 0.64 & 1.52 \\
\hline
\end{tabular}

NOTE: Leads in true position within \(0.01^{\prime \prime}\) ( 0.25 mm ) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.

PIN CONFIGURATION
\begin{tabular}{|c|c|c|c|}
\hline ISO108 & & ISO109 & \\
\hline \(-\ln 1\) & 24 Gnd 1 & \(-\ln 1\) & 40. Gnd 1 \\
\hline \(\mathrm{V}_{\text {REF }} 2\) & \({ }_{23} \mathrm{~V}\) 。 & \(V_{\text {REF }} 2\) & 39 v 。 \\
\hline \(\mathrm{C}_{\mathrm{os}} 3\) & \(22+\mathrm{Vcm}_{\text {ct }}\) & \(\mathrm{Cos}^{2}\) & \(38+\mathrm{Vcct}\) \\
\hline \(-\mathrm{Vcc}_{1}, 4\) & 21) DG & \(-\mathrm{V}_{\mathrm{cc1}}\) 4 & 37 DG \\
\hline Gnd 29 & 16. Gnd 2 & Gnd 217 & 24 Gnd 2 \\
\hline NC 10 & 15 fo & Nc 18 & 23 f \\
\hline NC 11 & 14 Enable & NC 19 & 22 Enable \\
\hline Gnd 212 & \(13+\mathrm{Vccz}\) & Gnd 22 & \(21+V_{c c 2}\) \\
\hline
\end{tabular}

\section*{Low-Cost, High-Voltage, Internally Powered OUTPUT ISOLATION AMPLIFIER}

\section*{FEATURES}
- SELF-CONTAINED ISOLATED SIGNAL AND OUTPUT POWER
- SMALL PACKAGE SIZE: Double-Wide DIP
- CONTINUOUS AC BARRIER RATING: 1500Vrms
- WIDE BANDWIDTH: 30kHz Small Signal, 10 kHz Full Power
- BUILT-IN ISOLATED OUTPUT POWER: \(\pm 10 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) Input, \(\pm 25 \mathrm{~mA}\) Output
- MULTICHANNEL SYNCHRONIZATION CAPABILITY

\section*{APPLICATIONS}
- 4mA TO 20mA V/I CONVERTERS
- MOTOR AND VALVE CONTROLLERS
- ISOLATED RECORDER OUTPUTS
- MEDICAL INSTRUMENTATION OUTPUTS - GAS ANALYZERS


\section*{DESCRIPTION}

The ISO113 output isolation amplifier provides both signal and output power across an isolation barrier in a small double-wide DIP package. The ceramic sidebrazed hybrid package contains a transformer-coupled DC/DC converter and a capacitor-coupled signal channel. A proprietary 800 kHz oscillator chip, power MOSFET transformer drivers, patented square core wirebonded transformer, and a single chip diode bridge provide power to the output side of the isolation amplifier as well as external loads up to \(\pm 25 \mathrm{~mA}\).
Extra features include enable, soft start, short circuit protection, multiple channel synchronization, \(\pm 10 \mathrm{~V}\) to
\(\pm 18 \mathrm{~V}\) supply range, and 1500 Vrms isolation voltage rating. The signal channel capacitively couples a dutycycle encoded signal across the ceramic high-voltage barrier built into the package. A proprietary transmitter/ receiver pair of integrated circuits, laser trimmed at wafer level, are coupled through a pair of matched "fringe" capacitors. The result is a simple, reliable design that rejects common-mode transients. The duty cycle modulator is synchronized to the DC/DC converter to eliminate beat frequency interference between the power converter and signal channel.

SPECIFICATIONS

\section*{ELECTRICAL}

At \(T_{A}=+25^{\circ} \mathrm{C}\) and \(V_{c c 1}= \pm 15 \mathrm{~V}\), Supply Output Load \(= \pm 15 \mathrm{~mA}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & CONDITIONS & MIN & TYP & MAX & UNITS \\
\hline \begin{tabular}{l}
ISOLATION \\
Rated Continuous Voltage AC, 60 Hz DC Partial Discharge Test \({ }^{(1)}\) Isolation-Mode Rejection Barrier Impedance Leakage Current
\end{tabular} & \begin{tabular}{l}
\(T_{\text {Min }}\) to \(T_{\text {max }}\) \\
\(T_{\text {min }}\) to \(T_{\text {max }}\) \\
2400Vrms \\
1500Vrms \\
2121VDC \\
240Vrms
\end{tabular} & \[
\begin{aligned}
& 1500 \\
& 2121
\end{aligned}
\] & \[
\begin{gathered}
100 \\
160 \\
10^{12} \| 9 \\
1
\end{gathered}
\] & 5 & \begin{tabular}{l}
Vrms \\
VDC \\
pC \\
dB \\
dB \\
\(\Omega \| \mathrm{pF}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \begin{tabular}{l}
GAIN \\
Nominal Initial Error Gain vs Temperature Nonlinearity
\end{tabular} & & & \[
\begin{gathered}
1 \\
\pm 0.1 \\
\pm 20 \\
\pm 0.01
\end{gathered}
\] & & \begin{tabular}{l}
V/N \\
\% FSR \\
ppm/ \({ }^{\circ} \mathrm{C}\) \\
\% FSR
\end{tabular} \\
\hline INPUT OFFSET VOLTAGE Initial Offset vs Temperature vs Power Supplies & \(\mathrm{V}_{\mathrm{cc} 1}= \pm 10\) to \(\pm 18 \mathrm{~V}\) & & \[
\begin{gathered}
20 \\
100 \\
5
\end{gathered}
\] & & mV \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \(\mathrm{mV} / \mathrm{N}\) \\
\hline \begin{tabular}{l}
INPUT \\
Voltage Range Resistance
\end{tabular} & & & \[
\begin{aligned}
& \pm 10 \\
& 200
\end{aligned}
\] & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{k} \Omega
\end{aligned}
\] \\
\hline \begin{tabular}{l}
SIGNAL OUTPUT \\
Voltage Range \\
Current Drive \\
Ripple Voltage \\
Capacitive Load Drive Voltage Noise
\end{tabular} & - & & \[
\begin{gathered}
\pm 10 \\
\pm 15 \\
10 \\
1000 \\
4
\end{gathered}
\] & & \begin{tabular}{l}
V \\
mA \(\mathrm{mVp}-\mathrm{p}\) pF \(\mu \mathrm{V} / \sqrt{\mathrm{Hz}}\)
\end{tabular} \\
\hline \begin{tabular}{l}
FREQUENCY RESPONSE \\
Small Signal Bandwidth \\
Slew Rate \\
Settling Time
\end{tabular} & 0.1\%, -10/10V & & \[
\begin{aligned}
& 30 \\
& 1.5 \\
& 50
\end{aligned}
\] & & \begin{tabular}{l}
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{s}\)
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
Rated Voltage, \(\mathrm{V}_{\mathrm{cc}}\) \\
Voltage Range \\
Input Current \\
Ripple Current \\
Rated Output Voltage \\
Output Current \\
Load Regulation \\
Line Regulation \\
Output Voltage vs Temperature \\
Voltage Balance, \(\pm \mathrm{V}_{\mathrm{cc} 2}\) \\
Voltage Ripple ( 800 KHz ) \\
Output Capacitive Load
\end{tabular} & \begin{tabular}{l}
\[
I_{0}= \pm 15 \mathrm{~mA}
\] \\
No Filter
\[
\mathrm{C}_{\mathrm{N}}=1 \mu \mathrm{~F}
\] \\
pi Filter \\
Balanced Load \\
Single \\
Balanced Load \\
No External Capacitors
\end{tabular} & \(\pm 10\) & \(\pm 15\)
\(+90 /-3\)
150
60
5
\(\pm 15\)
\(\pm 15\)
30
0.5
1.15
10
0.5
60
1 & \(\pm 18\) & \begin{tabular}{l}
V \\
V \\
mA \\
mAp-p \\
\(m A p-p\) \\
mAp-p \\
V \\
mA \\
mA \\
\%/mA \\
V/N \\
\(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) \\
\% \\
mVpp \\
\(\mu \mathrm{F}\)
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operating \\
Storage
\end{tabular} & & \[
\begin{aligned}
& -25 \\
& -25 \\
& -25
\end{aligned}
\] & & \[
\begin{aligned}
& +85 \\
& +85 \\
& +125
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTE: (1) Conforms to VDE0884 test methods.

\section*{ADVANCE INFORMATION SUBUECT TO CHANGE}

\section*{MECHANICAL}

ISO113-24-Pin Double-Wide DIP

\begin{tabular}{|l|l|l|l|l|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{|c|}{ MILLIMETERS } \\
\hline DIM & MIN & MAX & MIN & MAX \\
\hline A & 1.180 & 1.220 & 29.97 & 30.99 \\
\hline B & .580 & .600 & 14.73 & 15.24 \\
\hline C & .310 & .370 & 7.87 & 9.40 \\
\hline D & .016 & .020 & 0.41 & 0.51 \\
\hline F & \multicolumn{2}{|c|}{.040 TYP } & 1.02 TYP \\
\hline G & .100 BASIC & \multicolumn{2}{|c|}{2.54 BASIC } \\
\hline H & .044 & .056 & 1.12 & 1.42 \\
\hline J & .009 & .012 & 0.23 & 0.30 \\
\hline K & .165 & .185 & 4.19 & 4.70 \\
\hline L & .600 & .620 & 15.24 & 15.75 \\
\hline N & .040 & .060 & 1.02 & 1.52 \\
\hline
\end{tabular}

NOTE: Leads in true position within 0.01" \((0.25 \mathrm{~mm}) R\) at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.

PIN CONFIGURATION


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
Supply Without Damage ................................................................土18V \\
V \(_{\mathbb{N}}\), Sense Voltage .........................................................................土50V
\end{tabular}}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Com to Gnd (either input or output) ...................................... \(\pm 200 \mathrm{mV}\)} \\
\hline \multicolumn{2}{|l|}{Enable, Sync ............................................................. Gnd to +V \(\mathrm{Cc}^{\text {c }}\)} \\
\hline \multicolumn{2}{|l|}{Continuous Isolation Voltage ............................................ 1500Vrms} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
\(\mathrm{V}_{\text {iso }}\), dv/dt \(\qquad\) \(20 \mathrm{kV} / \mu \mathrm{s}\) \\
Junction Temperature \(\qquad\) \(+150^{\circ} \mathrm{C}\)
\end{tabular}}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Storage Temperature ............................................. \(-25^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Lead Temperature, 10 s ....................................................... \(+300^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Output Short to Gnd Duration \(\qquad\) Continuous \(\pm \mathrm{V}_{\mathrm{cc} 2}\) to Gnd 2 Duration \(\qquad\) Continuous}} \\
\hline & \\
\hline
\end{tabular}

\section*{Precision Low Cost ISOLATION AMPLIFIER}

\section*{FEATURES}
- 100\% TESTED FOR PARTIAL DISCHARGE
- ISO120: Rated 1500Vrms
- ISO121: Rated 3500Vrms
- HIGH IMR: II5dB at 60 Hz
- USER CONTROL OF CARRIER FREQUENCY
- LOW NONLINEARITY: \(\pm 0.01 \%\) max
- BIPOLAR OPERATION: \(V_{0}= \pm 10 \mathrm{~V}\)
- 0.3"-WIDE 24-PIN HERMETIC DIP, ISO120
- SYNCHRONIZATION CAPABILITY

\section*{APPLICATIONS}
- INDUSTRIAL PROCESS CONTROL: Transducer Isolator for Thermocouples, RTDs, Pressure Bridges, and Flow Meters. 4 mA to 20 mA Loop Isolation
- GROUND LOOP ELIMINATION
- MOTOR AND SCR CONTROL
- POWER MONITORING
- ANALYTICAL MEASUREMENTS
- BIOMEDICAL MEASUREMENTS
- DATA ACQUISITION
- TEST EQUIPMENT

\section*{DESCRIPTION}

The ISO120 and ISO121 are precision isolation amplifiers incorporating a novel duty cycle modu-lation-demodulation technique. The signal is transmitted digitally across a 2 pF differential capacitive barrier. With digital modulation the barrier characteristics do not affect signal integrity, which results in excellent reliability and good high frequency transient immunity across the barrier. Both the amplifier and barrier capacitors are housed in a hermetic DIP. The ISO120 and ISO121 differ only in package size and isolation voltage rating.
These amplifiers are easy to use. No external components are required for 60 kHz bandwidth. With the addition of two external capacitors, precision specifications of \(0.01 \%\) max nonlinearity and \(150 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) max \(V_{\text {os }}\) drift are guaranteed with 6 kHz bandwidth. A power supply range of \(\pm 4.5 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) and low quiescent current make these amplifiers ideal for a wide range of applications.


\section*{SPECIFICATIONS}

ELECTRICAL
At \(T_{A}=+25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}= \pm 15 \mathrm{~V}\) : and \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{ISO120BG, ISO121BG} & \multicolumn{3}{|r|}{ISO120G, ISO121G} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
ISOLATION \\
Voltage Rated Continuous ISO120 AC 60Hz
\end{tabular} & \begin{tabular}{l}
\(T_{\text {min }}\) to \(T_{\text {max }}\) \\
\(T_{\text {min }}\) to \(T_{\text {max }}\) \\
\(T_{\text {min }}\) to \(T_{\text {max }}\) \\
\(T_{\text {min }}\) to \(T_{\text {max }}\) \\
1s; Partial discharge \(\leq 5 p C\) \\
1s, Partial discharge \(\leq 5 p C\) \\
1500 Vrms \\
3500 Vrms
\[
\mathrm{V}_{\text {Iso }}=240 \mathrm{Vrms}, 60 \mathrm{~Hz}
\]
\end{tabular} & \begin{tabular}{l}
1500 \\
2121 \\
3500 \\
4950 \\
2500 \\
5600
\end{tabular} & \[
\begin{gathered}
115 \\
160 \\
115 \\
160 \\
10^{14} / 12 \\
018
\end{gathered}
\] & 05 & \[
\begin{aligned}
& 1500 \\
& 2121 \\
& 3500 \\
& 4950 \\
& 2500 \\
& 5600
\end{aligned}
\] & \[
\begin{gathered}
115 \\
160 \\
115 \\
160 \\
10^{14} / / 2 \\
018
\end{gathered}
\] & 05 & \begin{tabular}{l}
Vrms \\
VDC \\
Vrms \\
VDC \\
Vrms \\
Vrms \\
dB \\
dB \\
dB \\
dB \\
\(\Omega / / \mathrm{pF}\) \\
\(\mu\) Arms
\end{tabular} \\
\hline \begin{tabular}{l}
GAIN \\
Nominal Gain Gain Error Gain vs Temperature Nonlinearity Nominal Gaın Gain Error Gain vs Temperature Nonlinearity
\end{tabular} & \[
\begin{gathered}
V_{0}= \pm 10 \mathrm{~V} \\
\mathrm{C}_{1}=\mathrm{C}_{2}=1000 \mathrm{pF} \\
C_{1}=C_{2}=0
\end{gathered}
\] & & \[
\begin{gathered}
1 \\
\pm 004 \\
\pm 5 \\
\pm 0005 \\
1 \\
\pm 0.04 \\
\pm 40 \\
\pm 0.02
\end{gathered}
\] & \[
\begin{gathered}
\pm 01 \\
\pm 20 \\
\pm 0.01 \\
\pm 025 \\
\pm 01
\end{gathered}
\] & & \[
\begin{gathered}
1 \\
\pm 005 \\
\pm 10 \\
\pm 0.01 \\
1 \\
\pm 0.05 \\
\pm 40 \\
\pm 0.04
\end{gathered}
\] & \[
\begin{gathered}
\pm 0.25 \\
\pm 40 \\
\pm 0.05 \\
\pm 025 \\
\pm 01
\end{gathered}
\] & \begin{tabular}{l}
V/V \\
\% FSR ppm \(/{ }^{\circ} \mathrm{C}\) \% FSR V/V \% FSR ppm \(/{ }^{\circ} \mathrm{C}\) \% FSR
\end{tabular} \\
\hline \begin{tabular}{l}
INPUT OFFSET VOLTAGE \\
Initial Offset \\
vs Temperature \\
Initial Offset \\
vs. Temperature \\
Initial Offset \\
vs Supply \\
Noise
\end{tabular} & \[
\begin{gathered}
C_{1}=C_{2}=1000 \mathrm{pF} \\
C_{1}=C_{2}=0 \\
\pm V_{s 1} \text { or } \pm V_{s 2}= \pm 45 \mathrm{~V} \text { to } \pm 18 \mathrm{~V}
\end{gathered}
\] & & \[
\begin{gathered}
\pm 5 \\
\pm 100 \\
\pm 25 \\
\pm 250 \\
\\
\pm 2 \\
4
\end{gathered}
\] & \[
\begin{gathered}
\pm 25 \\
\pm 150 \\
\pm 100
\end{gathered}
\] & & \[
\begin{gathered}
\pm 10 \\
\pm 150 \\
\pm 40 \\
\pm 500 \\
\\
\pm 2 \\
4
\end{gathered}
\] & \[
\begin{gathered}
\pm 50 \\
\pm 400 \\
\pm 100
\end{gathered}
\] &  \\
\hline \begin{tabular}{l}
INPUT \\
Voltage Range \({ }^{(1)}\) \\
Resistance
\end{tabular} & & \(\pm 10\) & \[
\begin{aligned}
& \pm 15 \\
& 200
\end{aligned}
\] & & \(\pm 10\) & \[
\begin{aligned}
& \pm 15 \\
& 200
\end{aligned}
\] & & \[
\begin{gathered}
\mathrm{v} \\
\mathrm{k} \Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
OUTPUT \\
Voltage Range Current Drive Capacitive Load Drive Ripple Voltage \({ }^{(2)}\)
\end{tabular} & & \[
\begin{gathered}
\pm 10 \\
\pm 5
\end{gathered}
\] & \[
\begin{gathered}
\pm 12.5 \\
\pm 20 \\
0.1 \\
10
\end{gathered}
\] & & \(\pm 10\)
\(\pm 5\) & \[
\begin{gathered}
\pm 12.5 \\
\pm 20 \\
0.1 \\
10
\end{gathered}
\] & & \[
\begin{gathered}
V \\
m A \\
\mu \mathrm{~F} \\
\mathrm{mVp}-\mathrm{p}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
FREQUENCY RESPONSE \\
Small Signal Bandwidth \\
Slew Rate \\
Settling Tıme
\[
0.1 \%
\]
\[
0 \text { 01\% }
\] \\
Overload Recovery Time \({ }^{(3)}\)
\end{tabular} & \begin{tabular}{l}
\[
\begin{gathered}
C_{1}=C_{2}=0 \\
C_{1}=C_{2}=1000 \mathrm{pF} \\
V_{0}= \pm 10 \mathrm{~V} \\
C_{2}=100 \mathrm{pF} \\
C_{1}=C_{2}=1000 \mathrm{pF}
\end{gathered}
\] \\
50\% Output Overload,
\[
C_{1}=C_{2}=0
\]
\end{tabular} & & \[
\begin{gathered}
60 \\
6 \\
2 \\
\\
50 \\
350 \\
150
\end{gathered}
\] & & & \[
\begin{gathered}
60 \\
6 \\
2 \\
\\
50 \\
350 \\
150
\end{gathered}
\] & & \begin{tabular}{l}
kHz \\
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{s}\)
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
Rated Voltage Voltage Range Quiescent Current: \(\mathbf{V}_{\mathbf{s}_{1}}\) \(V_{s 2}\)
\end{tabular} & & \(\pm 45\) & \[
\begin{gathered}
15 \\
\pm 4.0 \\
\pm 5.0
\end{gathered}
\] & \[
\begin{aligned}
& \pm 18 \\
& \pm 5.5 \\
& \pm 6.5
\end{aligned}
\] & \(\pm 4.5\) & \[
\begin{gathered}
15 \\
\\
\pm 4.0 \\
\pm 5.0
\end{gathered}
\] & \[
\begin{aligned}
& \pm 18 \\
& \pm 5.5 \\
& \pm 6.5
\end{aligned}
\] & \[
\begin{gathered}
V \\
V \\
\mathrm{~mA} \\
\mathrm{~mA}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operating \\
Storage \\
\(\theta_{\mathrm{JA}}\) ISO120 \\
ISO121
\end{tabular} & , & \[
\begin{aligned}
& -25 \\
& -55 \\
& -65
\end{aligned}
\] & \[
\begin{aligned}
& 40 \\
& 25
\end{aligned}
\] & \[
\begin{gathered}
85 \\
125 \\
150
\end{gathered}
\] & \[
\begin{aligned}
& -25 \\
& -55 \\
& -55
\end{aligned}
\] & \[
\begin{aligned}
& 40 \\
& 25
\end{aligned}
\] & \[
\begin{gathered}
85 \\
125 \\
150
\end{gathered}
\] & \begin{tabular}{l}
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\)
\end{tabular} \\
\hline
\end{tabular}

NOTES: (1) Input voltage range \(= \pm 10 \mathrm{~V}\) for \(\mathrm{V}_{\mathbf{s} 1}, \mathrm{~V}_{\mathrm{s} 2}= \pm 4.5 \mathrm{VDCC}\) to \(\pm 18 \mathrm{VDC}\). (2) Ripple frequency is at carrier frequency. (3) Overload recovery is approximately three times the settling time for other values of \(\mathrm{C}_{2}\).

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|c|c|}
\hline Supply Voltage (Between Supplies \(+\mathrm{V}_{\text {ss }}\) to \(-\mathrm{V}_{\text {ss }}\) ) & 36V & Continuous Isolation Voltage: ISO121 & 3500 Vrms \\
\hline \(V_{\text {IN }}\), Sense Voltage & \(\pm 100 \mathrm{~V}\) & Viso, dv/dt & \(20 \mathrm{kv} / \mu \mathrm{s}\) \\
\hline External Oscillator Input & . \(\pm 25 \mathrm{~V}\) & Junction Temperature. & .. \(150^{\circ} \mathrm{C}\) \\
\hline Signal Common 1 to Ground 1 & . \(\pm 1 \mathrm{~V}\) & Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Signal Common 2 to Ground 2 & . \(\pm 1 \mathrm{~V}\) & Lead Temperature (soldering, 10s) & \(+300^{\circ} \mathrm{C}\) \\
\hline Continuous Isolation Voltage ISO120 & 1500 V rms & Output Short Duration & Continuous to Common \\
\hline
\end{tabular}

CONNECTION DIAGRAM


ORDERING INFORMATION
\begin{tabular}{|c|c|c|}
\hline Model & Package & Temperature Range \\
\hline \[
\begin{aligned}
& \text { ISO120G } \\
& \text { ISO120BG } \\
& \text { ISO121G } \\
& \text { ISO121BG }
\end{aligned}
\] & Cer. Her. DIP Cer. Her. DIP Cer. Her. DIP Cer. Her. DIP & \[
\begin{aligned}
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \multicolumn{3}{|l|}{BURN-IN SCREENING OPTION See text for details.} \\
\hline Model & Package & Burn-In Temp.
\[
(160 h)^{(1)}
\] \\
\hline \[
\begin{aligned}
& \text { ISO120G-BI } \\
& \text { ISO120BG-BI } \\
& \text { ISO121G-BI } \\
& \text { ISO121BG-BI }
\end{aligned}
\] & \begin{tabular}{l}
Cer. Her., DIP \\
Cer Her DIP \\
Cer Her DIP \\
Cer. Her. DIP
\end{tabular} & \[
\begin{aligned}
& +125^{\circ} \mathrm{C} \\
& +125^{\circ} \mathrm{C} \\
& +125^{\circ} \mathrm{C} \\
& +125^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTE: (1) Or equivalent combination. See text

\section*{MECHANICAL}

ISO120 24-Pin Ceramic DIP


NOTE Leads in true position within \(001^{\prime \prime}(0.25 \mathrm{~mm}) R\) at MMC at seatıng plane
Pin numbers shown for reference only Numbers are not marked on package Triangle denotes pin 1

\begin{tabular}{|c|r|r|r|r|}
\hline \multirow{2}{*}{} & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } DIM & MIN & MAX & MIN & MAX \\
\hline A & 1190 & 1210 & 3023 & 3073 \\
\hline B & 280 & 300 & 711 & 762 \\
\hline C & 140 & 185 & 356 & 470 \\
\hline D & 016 & 020 & 041 & 051 \\
\hline F & 030 & 050 & 076 & 127 \\
\hline G & \multicolumn{2}{|c|}{100 BASIC } & 254 BASIC \\
\hline H & 035 & 065 & 089 & 165 \\
\hline J & 009 & 012 & \multicolumn{2}{|c|}{0.23} \\
\hline K & \multicolumn{2}{|c|}{165} & 185 & 419 \\
\hline K & \multicolumn{2}{|c|}{300} & 470 \\
\hline B & \multicolumn{2}{|c|}{040} & 060 & \multicolumn{2}{|c|}{762 BASIC } \\
\hline
\end{tabular}

ISO121 40-Pin Ceramic DIP


NOTE Leads in true position within \(001^{\prime \prime}(025 \mathrm{~mm}) \mathrm{R}\) at MMC at seating plane

Pin numbers shown for reference only Numbers are not marked on package Triangle denotes pın 1

\begin{tabular}{|c|r|r|r|r|}
\hline \multirow{2}{*}{} & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } DIM & MIN & MAX & MIN & MAX \\
\hline A & 1980 & 2020 & 5029 & 5131 \\
\hline B & 580 & 600 & 1473 & 1524 \\
\hline C & 140 & 185 & 356 & 470 \\
\hline D & 015 & 021 & 038 & 053 \\
\hline F & 030 & 060 & 076 & 152 \\
\hline G & \multicolumn{2}{|c|}{100 BASIC } & 254 BASIC \\
\hline H & 030 & 070 & 076 & 178 \\
\hline J & 008 & 012 & 020 & 030 \\
\hline K & 120 & 240 & 305 & 610 \\
\hline L & 600 BASIC & 1524 BASIC \\
\hline M & \multicolumn{2}{|c|}{-} & \(10^{\circ}\) & \multicolumn{2}{|c|}{-} & \(10^{\circ}\) \\
\hline N & 025 & 060 & 064 & 152 \\
\hline
\end{tabular}

\section*{TYPICAL PERFORMANCE CURVES}

At \(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}= \pm 15 \mathrm{~V}\), and \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) unless otherwise noted.


BANDWIDTH vs \(\mathrm{C}_{2}\)



ISOLATION LEAKAGE CURRENT vs FREQUENCY


\section*{TYPICAL PERFORMANCE CURVES}

At \(T_{A}=+25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S} 1}=\mathrm{V}_{\mathbf{S} 2}= \pm 15 \mathrm{~V}\); and \(\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) unless otherwise noted.




SINE RESPONSE
( \(\mathrm{f}=2 \mathrm{kHz}, \mathrm{C}_{2}=0\) )





\section*{THEORY OF OPERATION}

The ISO120 and ISO121 isolation amplifiers comprise input and output sections galvanically isolated by matched 1 pF capacitors built into the ceramic barrier. The input is duty-cycle modulated and transmitted digitally across the barrier. The output section receives the modulated signal, converts it back to an analog voltage and removes the ripple component inherent in the demodulation. The input and output sections are fabricated together on a single wafer and laser-trimmed as a complete system for exceptional matching of circuitry common to both input and output sections.

\section*{FREE-RUNNING MODE}

An input amplifier (A1, Figure 1) integrates the difference between the input current ( \(\mathrm{V}_{\mathrm{IN}} / 200 \mathrm{k} \Omega\) ) and a switched \(\pm 100 \mu \mathrm{~A}\) current source. This current source is implemented by a switchable \(200 \mu\) A source and a fixed \(100 \mu \mathrm{~A}\) current sink. To understand the basic operation of the input section, assume that \(\mathrm{V}_{\text {IN }}=0\). The integrator will ramp in one direction until the comparator threshold is exceeded. The comparator and sense amp will force the current source to switch; the resultant signal is a trianglar waveform with a \(50 \%\) duty cycle. If \(\mathrm{V}_{\text {IN }}\) changes, the duty cycle of the integrator will change to keep the average DC value at the output of A1 near zero volts. This action converts the input voltage to a duty-cycle modulated triangular waveform at the output of A 1 with a frequency determined by the internal 150 pF capacitor. The comparator generates a fast rise time square wave that is simultaneously fed back to keep A1 in charge balance and also across the barrier to a differential sense amplifier with high common-mode rejection characteristics. The sense amplifier drives a switched current source surrounding A2. The output stage balances the duty-cycle modulated current against the feedback

current through the \(200 \mathrm{k} \Omega\) feedback resistor, resulting in an average value at the Sense pin equal to \(\mathrm{V}_{\text {IN }}\). The sample and hold amplifiers in the output feedback loop serve to remove undesired ripple voltages inherent in the demodulation process.

\section*{SYNCHRONIZED MODE}

A unique feature of the ISO120 and ISO121 is the ability to synchronize the modulator to an external signal source. This capability is useful in eliminating troublesome beat frequencies in multi-channel systems and in rejecting AC signals and their harmonics. To use this feature, external capacitors are connected at \(\mathrm{C}_{1}\) and \(\mathrm{C}_{2}\) (Figure 1) to change the free-running carrier frequency. An external signal is applied to the Ext Osc pin. This signal forces the current source to switch at the frequency of the external signal. If \(\mathrm{V}_{\mathrm{IN}}\) is zero, and the external source has a \(50 \%\) duty cycle, operation procedes as described above, except that the switching frequency is that of the external source. If the external signal has a duty cycle other than \(50 \%\), its average value is not zero. At startup, the current source does not switch until the integrator establishes an output equal to the average DC value of the external signal. At this point, the external signal is able to trigger the current source, producing a triangular waveform, symmetrical about the new DC value, at the output of \(A 1\). For \(V_{\text {IN }}=0\), this waveform has a \(50 \%\) duty cycle. As \(V_{\text {IN }}\) varies, the waveform retains its DC offset, but varies in duty cycle to maintain charge balance around A1. Operation of the demodulator is the same as outlined above.

\section*{BASIC OPERATION}

\section*{Signal and Power Connections}

Figure 2 shows proper power and signal connections. Each power supply pin should be bypassed with a \(1 \mu \mathrm{~F}\)


FIGURE 1. Block Diagram.


FIGURE 2. Power and Signal Connections.
tantalum capacitor located as close to the amplifier as possible. All ground connections should be run independently to a common point if possible. Signal Common on both input and output sections provide a highimpedance point for sensing signal ground in noisy applications. Signal Common must have a path to ground for bias current return and should be maintained within \(\pm 1 \mathrm{~V}\) of Gnd. The ouptut sense pin may be connected directly to \(V\) out or may be connected to a remote load to eliminate errors due to IR drops. Pins are provided for use of external integrator capacitors. The \(\mathrm{C}_{1 \mathrm{H}}\) and \(\mathrm{C}_{2 \mathrm{H}}\) pins are connected to the integrator summing junctions and are therefore particularly sensitive to external pickup. This sensitivity will most often appear as degraded IMR or PSR performance. AC or DC
currents coupled into these pins results in \(\mathrm{V}_{\text {ERROR }}=\) \(\mathrm{I}_{\text {ERRor }} \times 200 \mathrm{k} \Omega\) at the output. Guarding of these pins to their respective Signal Common, or \(\mathrm{C}_{1 \mathrm{~L}}\) and \(\mathrm{C}_{2 \mathrm{~L}}\) is strongly recommended. For similar reasons, long traces or physically large capacitors are not desirable. If woundfoil capacitors are used, the outside foil should be connected to \(\mathrm{C}_{1 \mathrm{~L}}\) and \(\mathrm{C}_{2 \mathrm{~L}}\), respectively.
Optional Gain and Offset Adjustments
Rated gain accuracy and offset performance can be achieved with no external adjustments, but the circuit of Figure 3a may be used to provide a gain trim of \(\pm 0.5 \%\) for the values shown; greater range may be provided by increasing the size of \(\mathbf{R}_{1}\) and \(\mathbf{R}_{2}\). Every \(2 \mathrm{k} \Omega\) increase in \(\mathrm{R}_{1}\) will give an additional \(1 \%\) adjustment range, with \(\mathbf{R}_{2} \geq 2 \mathbf{R}_{1}\). If safety or convenience dictates location of the


FIGURE 3a. Gain Adjust.
adjustment potentiometer on the other side of the barrier from the position shown in Figure 3a, the positions of \(\mathbf{R}_{1}\) and \(R_{2}\) may be reversed. Gains greater than one may be obtained by using the circuit of Figure 3b. Note that the effect of input offset errors will be multiplied at the output in proportion to the increase in gain. Also, the small-signal bandwidth will be decreased in inverse proportion to the increase in gain. In most instances, a precision gain block at the input of the isolation amplifier will provide better overall performance.


FIGURE 3b. Gain Setting.

Figure 4 shows a method for trimming \(\mathrm{V}_{o s}\) of the ISO120 and ISO121. This circuit may be applied to either Signal Com (input or output) as desired for safety or convenience. With the values shown, \(\pm 15 \mathrm{~V}\) supplies and unity gain, the circuit will provide \(\pm 150 \mathrm{mV}\) adjustment range and 0.25 mV resolution with a typical trim potentiometer. The output will have some sensitivity to


FIGURE 4. Vos Adjust.
power supply variations. For a \(\pm 100 \mathrm{mV}\) trim, power supply sensitivity is \(8 \mathrm{mV} / \mathrm{V}\) at the output.

\section*{Carrier Frequency Considerations}

As previously discussed, the ISO120 and ISO121 amplifiers transmit the signal across the iso-barrier by a dutycycle modulation technique. This system works like any linear amplifier for input signals having frequencies below one half the carrier frequency, \(\mathrm{f}_{\mathrm{c}}\). For signal frequencies above \(f_{C} / 2\), the behavior becomes more complex. The Signal Response vs Carrier Frequency performance curve describes this behavior graphically. The upper curve illustrates the response for input signals varying from \(D C\) to \(\mathrm{f}_{\mathrm{C}} / 2\). At input frequencies at or above \(\mathrm{f}_{\mathrm{C}} / 2\), the device generates an output signal component that varies in both amplitude and frequency, as shown by the lower curve. The lower horizontal scale shows the periodic variation in the frequency of the output component. Note that at the carrier frequency and its harmonics, both the frequency and amplitude of the response go to zero. These characteristics can be exploited in certain applications. It should be noted that when \(\mathrm{C}_{1}\) is zero, the carrier frequency is nominally 500 kHz and the -3 dB point of the amplifier is 60 kHz . Spurious signals at the output are not significant under these circumstances unless the input signal contains significant components above 250 kHz .
There are two ways to use these characteristics. One is to move the carrier frequency low enough that the troublesome signal components are attenuated to an acceptable level as shown in Signal Response vs Carrier Frequency. This in effect limits the bandwidth of the amplifier. The Synchronization Range performance curve shows the relationship between carrier frequency and the value of \(\mathrm{C}_{1}\). To maintain stability, \(\mathrm{C}_{2}\) must also be connected and must be equal to or larger in value than \(\mathrm{C}_{1} . \mathrm{C}_{2}\) may be further increased in value for additional attentuation of the undesired signal components and provides the additional benefit of reducing the residual carrier ripple at the output. See the Bandwidth vs \(\mathrm{C}_{2}\) performance curve.
When periodic noise from external sources such as system clocks and DC/DC converters are a problem, ISO120 and ISO121 can be used to reject this noise. The amplifier can be synchronized to an external frequency source, \(\mathrm{f}_{\mathrm{EXT}}\), placing the amplifier response curve at one of the frequency and amplitude nulls indicated in the Signal Response vs Carrier Frequency performance curve. For proper synchronization, choose \(C_{1}\) as shown in the Synchronization Range performance curve. Remember that \(C_{2} \geq C_{1}\) is a necessary condition for stability of the isolation amplifier. This curve shows the range of lock at the fundamental frequency for a 4 V sinusoidal signal source. The applications section shows the ISO120 and ISO121 synchronized to isolation power supplies, while Figure 5 shows circuitry with optoisolation suitable for driving the Ext Osc input from TTL levels.


FIGURE 5. Synchronization with Isolated Drive Circuit for Ext Osc Pin.

\section*{ISOLATION MODE VOLTAGE}

Isolation mode voltage (IMV) is the voltage appearing between isolated grounds Gnd 1 and Gnd 2. IMV can induce error at the output as indicated by the plots of IMV vs Frequency. It should be noted that if the IMV frequency exceeds \(\mathrm{f}_{\mathrm{C}} / 2\), the output will display spurious outputs in a manner similar to that described above, and the amplifier response will be identical to that shown in the Signal Response, vs Carrier Frequency performance curve. This occurs because IMV-induced errors behave like input-referred error signals. To predict the total IMR, divide the isolation voltage by the IMR shown in IMR vs Frequency performance curve and compute the amplifier response to this input-referred error signal from the data given in the Signal Response vs Carrier Frequency performance curve. Due to effects of very high-frequency signals, typical IMV performance can be achieved only when \(\mathrm{dV} / \mathrm{dT}\) of the isolation mode voltage falls below \(1000 \mathrm{~V} / \mu \mathrm{s}\). For convenience, this is plotted in the typical performance curves for the ISO120 and ISO121 as a function of voltage and frequency for sinusoidal voltages. When \(\mathrm{dV} / \mathrm{dT}\) exceeds \(1000 \mathrm{~V} / \mu \mathrm{s}\) but falls below \(20 \mathrm{kV} / \mu \mathrm{s}\), performance may be degraded. At rates of change above \(20 \mathrm{kV} / \mu \mathrm{s}\), the amplifier may be damaged, but the barrier retains its full integrity. Lowering the power supply voltages below \(\pm 15 \mathrm{~V}\) may decrease the \(\mathrm{dV} / \mathrm{dT}\) to \(500 \mathrm{~V} / \mu \mathrm{s}\) for typical performance, but the maximum \(\mathrm{dV} / \mathrm{dT}\) of \(20 \mathrm{kV} / \mu \mathrm{s}\) remains unchanged.
Leakage current is determined solely by the impedance of the 2 pF barrier capacitance and is plotted in the Isolation Leakage Current vs Frequency curve.

\section*{ISOLATION VOLTAGE RATINGS}

Because a long-term test is impractical in a manufacturing situation, the generally accepted practice is to perform a production test at a higher voltage for some shorter time. The relationship between actual test voltage and the continuous derated maximum specification is an important one. Historically, Burr-Brown has chosen a deliberately conservative one: \(\mathrm{V}_{\text {TEST }}=(2 \times A C r m s\) continuous
rating) +1000 V for 10 seconds, followed by a test at rated ACrms voltage for one minute. This choice was appropriate for conditions where system transients are not well defined.

Recent improvements in high-voltage stress testing have produced a more meaningful test for determining maximum permissible voltage ratings, and Burr-Brown has chosen to apply this new technology in the manufacture and testing of the ISO120 and ISO121.

\section*{Partial Discharge}

When an insulation defect such as a void occurs within an insulation system, the defect will display localized corona or ionization during exposure to high-voltage stress. This ionization requires a higher applied voltage to start the discharge and a lower voltage to maintain it or extinguish it once started. The higher start voltage is known as the inception voltage, while the extinction voltage is that level of voltage stress at which the discharge ceases. Just as the total insulation system has an inception voltage, so do the individual voids. A voltage will build up across a void until its inception voltage is reached, at which point the void will ionize, effectively shorting itself out. This action redistributes electrical charge within the dielectric and is known as partial discharge. If, as is the case with AC, the applied voltage gradient across the device continues to rise, another partial discharge cycle begins. The importance of this phenomenon is that, if the discharge does not occur, the insulation system retains its integrity. If the discharge begins, and is allowed to continue, the action of the ions and electrons within the defect will eventually degrade any organic insulation system in which they occur. The measurement of partial discharge is still useful in rating the devices and providing quality control of the manufacturing process. Since the ISO120 and ISO121 do not use organic insulation, partial discharge is non-destructive.

The inception voltage for these voids tends to be constant, so that the measurement of total charge being redistributed within the dielectric is a very good indicator of the size of the voids and their likelihood of becoming an incipient failure. The bulk inception voltage, on the other hand, varies with the insulation system, and the number of ionization defects and directly establishes the absolute maximum voltage (transient) that can be applied across the test device before destructive partial discharge can begin. Measuring the bulk extinction voltage provides a lower, more conservative voltage from which to derive a safe continuous rating. In production, measuring at a level somewhat below the expected inception voltage and then derating by a factor related to expectations about system transients is an accepted practice.

\section*{Partial Discharge Testing}

Not only does this test method provide far more qualitative information about stress-withstand levels than did previous stress tests, but it provides quantitative measurements from which quality assurance and control measures can be based. Tests similar to this test have been
used by some manufacturers, such as those of highvoltage power distribution equipment, for some time, but they employed a simple measurement of RF noise to detect ionization. This method was not quantitative with regard to energy of the discharge, and was not sensitive enough for small components such as isolation amplifiers. Now, however, manufacturers of HV test equipment have developed means to quantify partial discharge. VDE, the national standards group in Germany and an acknowledged leader in high-voltage test standards, has developed a standard test method to apply this powerful technique. Use of partial discharge testing is an improved method for measuring the integrity of an isolation barrier.
To accommodate poorly-defined transients, the part under test is exposed to a voltage that is 1.6 times the continuous-rated voltage and must display \(\leq 5 \mathrm{pC}\) partial discharge level in a \(100 \%\) production test.

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the ISO120 and ISO121 products. Burn-in duration is 160 hours at \(+125^{\circ} \mathrm{C}\) (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{APPLICATIONS}

The ISO120 and ISO121 isolation amplifiers are used in three categories of applications:
1. Accurate isolation of signals from high voltage ground potentials,
2. Accurate isolation of signals from severe ground noise and,
3. Fault protection from high voltages in analog measurements.

Figures 6 through 11 show a variety of application circuits.


FIGURE 6. Isolated Powerline Monitor.


FIGURE 7. Right-Leg Driven ECG Amplifier (with defibrillator protection and calibrator).


FIGURE 8. Battery Monitor for a 600V Battery Power System.


FIGURE 9. Isolated 4-20mA Instrument Loop. (RTD shown.)


FIGURE 10. Synchronized-Multichannel Isolation System.


FIGURE 11. Eight-channel Isolated 0-20mA Loop Driver.

INFORMATION
SUBJECT

BURR-BROWN \({ }^{\circledR}\)


\section*{Precision Lowest Cost ISOLATION AMPLIFIER}

\section*{FEATURES}
- 100 \% TESTED FOR HIGH-VOLTAGE BREAKDOWN
- RATED 1500 Vrms
- HIGH IMR: 140dB at 60 Hz
- BIPOLAR OPERATION: \(\mathrm{V}_{0}= \pm 10 \mathrm{~V}\)
- SINGLE-WIDE 16-PIN PLASTIC DIP
- EASE OF USE: Fixed Unity Gain Configuration

\section*{DESCRIPTION}

The ISO122P is a precision isolation amplifier incorporating a novel duty cycle modulation-demodulation technique. The signal is transmitted digitally across a 2 pF differential capacitive barrier. With digital modulation the barrier characteristics do not affect signal integrity, resulting in excellent reliability and good high frequency transient immunity across the barrier. Both barrier capacitors are imbedded in the plastic body of the package.

The ISO122P is easy to use. No external components are required for operation. The key specification of \(0.01 \%\) max nonlinearity is guaranteed, withupto 50 kHz signal bandwidth and \(200 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) max \(\mathrm{V}_{\text {os }}\) drift typical. A power supply range of \(\pm 4.5 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) and quiescent current of \(\pm 4.5 \mathrm{~mA}\) on \(\mathrm{V}_{\mathrm{S} 1}\) and \(\pm 4.5 \mathrm{~mA}\) on \(\mathrm{V}_{\mathrm{S} 2}\) make these amplifiers ideal for a wide range of applications.

\section*{APPLICATIONS}
- INDUSTRIAL PROCESS CONTROL:

Transducer Isolator, Isolator for Thermocouples, RTDs, Pressure Bridges, and Flow Meters, 4mA to 20mA Loop Isolation
- GROUND LOOP ELIMINATION
- MOTOR AND SCR CONTROL
- POWER MONITORING
- PC-BASED DATA ACQUISITION
- TEST EQUIPMENT
- VENDING MACHINES


International Alrport Industrial Park - Malling Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706

\section*{SPECIFICATIONS}

At \(T_{A}=25^{\circ} \mathrm{C}\) and \(\mathrm{V}_{\mathrm{s}}{ }^{1}=\mathrm{V}_{\mathrm{s}} 2= \pm 15 \mathrm{~V}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & CONDITIONS & MIN & TYP & MAX & UNITS \\
\hline \begin{tabular}{l}
ISOLATION \\
Voltage Rated Continuous AC 60 Hz 100\% Test 1 Isolation Mode Rejection \\
Barrier Impedance Leakage Current at 60 Hz
\end{tabular} & 1s, 5pc PD
\[
V_{\text {iso }}=240 \mathrm{Vrms}
\] & \[
\begin{aligned}
& 1500 \\
& 2400
\end{aligned}
\] & \[
\begin{gathered}
140 \\
10^{14} \| 2 \\
0.18
\end{gathered}
\] & 0.5 & \begin{tabular}{l}
VAC \\
VAC \\
dB \\
\(\Omega \| p F\) \\
\(\mu\) Arms
\end{tabular} \\
\hline \begin{tabular}{l}
GAIN \\
Nominal Gain \\
Gain Error \\
Gain vs Temperature \\
Nonlinearity
\end{tabular} & \(\mathrm{V}_{0}= \pm 10 \mathrm{~V}\) & & \[
\begin{gathered}
1 \\
\pm .05 \\
\pm 10 \\
\pm .008
\end{gathered}
\] & \[
\begin{gathered}
\pm .30 \\
\pm .015
\end{gathered}
\] & \begin{tabular}{l}
V/V \\
\%FSR \\
ppm/ \({ }^{\circ} \mathrm{C}\) \\
\%FSR
\end{tabular} \\
\hline INPUT OFFSET VOLTAGE Initial Offset vs Temperature vs Supply Noise & & & \[
\begin{gathered}
\pm 5 \\
\pm 200 \\
\pm 2 \\
4
\end{gathered}
\] & \(\pm 50\) & \begin{tabular}{l}
mV \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\(\mathrm{mV} / \mathrm{V}\) \\
\(\mu \mathrm{V} / \sqrt{\mathrm{Hz}}\)
\end{tabular} \\
\hline \begin{tabular}{l}
INPUT \\
Voltage Range Resistance
\end{tabular} & & \(\pm 10\) & 200 & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{k} \Omega
\end{aligned}
\] \\
\hline \begin{tabular}{l}
OUTPUT \\
Voltage Range Current Drive Capacitive Load Drive Ripple Voltage \({ }^{(2)}\)
\end{tabular} & & \[
\begin{gathered}
\pm 10 \\
\pm 5
\end{gathered}
\] & \[
\begin{gathered}
\pm 12 \\
\pm 15 \\
1000 \\
10
\end{gathered}
\] & & \begin{tabular}{l}
V \\
mA \\
pF \\
mVp-p
\end{tabular} \\
\hline \begin{tabular}{l}
FREQUENCY RESPONSE \\
Small Signal Bandwidth \\
Slew Rate \\
Settling Time \\
\(0.1 \%\) \\
0.01\% \\
Overload Recover Time
\end{tabular} & \(V_{0}= \pm 10 \mathrm{~V}\) & & \[
\begin{gathered}
50 \\
1.5 \\
\\
50 \\
150 \\
150
\end{gathered}
\] & & \begin{tabular}{l}
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{s}\)
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLIES \\
Rated Voltage \\
Voltage Range \\
Quiescent Current: \(\mathrm{V}_{\mathbf{s 1}}\) \\
\(V_{s 2}\)
\end{tabular} & & \(\pm 4.5\) & \[
\begin{gathered}
15 \\
\pm 4.5 \\
\pm 4.5
\end{gathered}
\] & \[
\begin{aligned}
& \pm 18 \\
& \pm 6.5 \\
& \pm 6.5
\end{aligned}
\] & \begin{tabular}{l}
V \\
V \\
mA \\
mA
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operating \\
Storage
\[
\theta_{\mathrm{JA}}
\]
\end{tabular} & & \[
\begin{gathered}
0 \\
-25 \\
-25
\end{gathered}
\] & 100 & \[
\begin{aligned}
& 70 \\
& 85 \\
& 85
\end{aligned}
\] & \begin{tabular}{l}
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{W}\)
\end{tabular} \\
\hline
\end{tabular}

NOTES: (1) Tested at 1.4 X rated, fail on 5 pC partial discharge leakage current on five successive pulses. (2) Ripple frequency is at carrier frequency \((500 \mathrm{kHz})\).

\section*{ADVANCE INFORMATION SUBUECT TO CHANGE}

\section*{CONNECTION DIAGRAM}


\section*{ABSOLUTE MAXIMUM RATINGS}


\section*{MECHANICAL}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{P Package - Single-Wide 16-Pin Plastic DIP} & \multirow[b]{3}{*}{NOTE: Leads in true position within} \\
\hline \(\longrightarrow\) & & \multicolumn{2}{|l|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & \\
\hline \(\longrightarrow A_{1} \longrightarrow\) & DIM & MIN & MAX & MIN & MAX & \\
\hline \(\square \square_{\square}\) & A & . 740 & . 800 & 18.80 & 20.32 & \(0.01^{\prime \prime}\) ( 0.25 mm ) R at \\
\hline - 1 & \(A_{1}\) & . 725 & . 785 & 18.42 & 19.94 & MMC at seating \\
\hline T- \(\mathrm{Br}^{\text {B }}\) & B & . 230 & . 290 & 5.85 & 7.38 & plane. Pin numbers \\
\hline - \(\square_{1}\) & \(\mathrm{B}_{1}\) & . 200 & 250 & 5.09 & 6.36 & shown for reference \\
\hline ए & C & . 120 & . 200 & 3.05 & 5.09 & only. Numbers may \\
\hline  & D & . 015 & . 023 & 0.38 & 0.59 & not be marked on \\
\hline -Pin 1 & F & . 030 & . 070 & 0.76 & 1.78 & package. \\
\hline \(\rightarrow \mathrm{FH}\) & G & . 100 & ASIC & 2.54 B & ASIC & \\
\hline \(\because \rightarrow\) & H & 0.20 & . 050 & 0.51 & 1.27 & \\
\hline O-a & J & . 008 & . 015 & 0.20 & 0.38 & \\
\hline  & K & . 070 & . 150 & 1.78 & 3.82 & \\
\hline - \(\mathrm{K}_{\mathrm{K}}^{\mathrm{N}}\) & L & . 300 O & \(15^{\circ}\) & 7.63 B & ASIC & \\
\hline  & M & \(0^{\circ}\) & \(15^{\circ}\) & \(0^{\circ}\) & \(15^{\circ}\) & \\
\hline \(\xrightarrow[\sim]{\rightarrow-G} \rightarrow\) Seating \(\quad M \rightarrow-\) & N & . 010 & . 030 & 0.25 & 0.76 & \\
\hline -H Plane & P & . 025 & . 050 & 0.64 & 1.27 & \\
\hline
\end{tabular}

\section*{THEORY OF OPERATION}

The ISO122P isolation amplifier uses an input and an output section galvanically isolated by matched 1 pF isolating capacitors built into the plastic package. The input is dutycycle modulated and transmitted digitally across the barrier. The output section receives the modulated signal, converts it back to an analog voltage and removes the ripple component inherent in the demodulation. Input and output sections are fabricated, then laser trimmed for exceptional circuitry matching common to both input and output sections. The sections are then mounted on opposite ends of the package with the isolating capacitors mounted between the two sections.

\section*{MODULATOR}

An input amplifier (A1, Figure 1) integrates the difference between the input current \(\left(\mathrm{V}_{\mathbb{N}} / 200 \mathrm{k} \Omega\right)\) and a switched \(\pm 100 \mu \mathrm{~A}\) current source. This current source is implemented by a switchable \(200 \mu \mathrm{~A}\) source and a fixed \(100 \mu \mathrm{~A}\) current sink.

To understand the basic operation of the modulator, assume that \(\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}\). The integrator will ramp in one direction until the comparator threshold is exceeded. The comparator and sense amp will force the current source to switch; the resultant signal is a triangular waveform with a \(50 \%\) duty cycle. The internal oscillator forces the current source to switch at the 500 kHz frequency. If \(\mathrm{V}_{\mathbb{N}}\) changes, the duty cycle of the integrator will change to keep the average DC value at the output of A1 near zero volts

\section*{DEMODULATOR}

The sense amplifier drives a switched current source into integrator A2. The output stage balances the duty-cycle modulated current against the feedback current through the \(200 \mathrm{k} \Omega\) feedback resistor, resulting in an average value at the \(\mathrm{V}_{\text {out }}\) pin equal to \(\mathrm{V}_{\mathbf{I}}\). The sample and hold amplifiers in the output feedback loop serve to remove undesired ripple voltages inherent in the demodulation process.

\section*{ADVANCE INFORMATION SUBUECT TO CHANGE}


FIGURE 1. Block Diagram.

\section*{BASIC OPERATION}

SIGNAL AND POWER CONNECTIONS
Each power supply pin should be bypassed with \(1 \mu \mathrm{~F}\) tantalum capacitors located as close to the amplifier as possible. The internal frequency of the modulator/demodulator is set at 500 kHz by an internal oscillator. Therefore if it is desired
to minimize any feedthrough noise (beat frequencies) from a DC/DC converter, use a pie filter on the supplies (See Figure 2).


FIGURE 2. Applications Figure.

\section*{ADVANCE INFORMATION SUBJECT TO CHANGE}


FIGURE 3. Programmable-Gain Isolation Channel with Gains of 1,10 , and 100 .


FIGURE 4. Battery Monitor for a 600 V Battery Power System. (Derives the Input Power from the Battery.)


FIGURE 5. Thermocouple Amplifier with Ground Loop Elimination, Cold Junction Compensation, and Up-scale Burn-out.


FIGURE 6. Isolated 4-20mA Instrument Loop. (RTD shown.)

\section*{ADVANCE INFORMATION SUBJECT TO CHANGE}


FIGURE 7. Isolated Power Line Monitor.

\section*{ADVANCE INPORRATION SUBUECT TO CHANGE}


FIGURE 8. Three-Port, Low-Cost, Four-Channel Isolated, Data Acquisition System.

\section*{Isolated, Unregulated DC/DC CONVERTERS}

\section*{FEATURES}
- ISOLATED \(\pm 7\) TO \(\pm 18\) VDC OUTPUT FROM SINGLE 7 TO 18VDC SUPPLY
- \(\pm 15 \mathrm{~mA}\) OUTPUT AT RATED VOLTAGE ACCURACY
- HIGH ISOLATION VOLTAGE

PWS725: 1500Vrms
PWS726: 3500Vrms
- LOW LEAKAGE CAPACITANCE: 9pF
- LOW LEAKAGE CURRENT: \(2 \mu \mathrm{~A}\), max, at 240VAC 50/60Hz
- high reliability design
- AVAILABLE WITH OUTPUT SYNCHRONIZATION SIGNAL FOR USE WITH ISO120 AND ISO121

\section*{DESCRIPTION}

The PWS725 and PWS726 convert a single 7 to 18VDC input to bipolar voltages of the same value as the input voltage. The converters are capable of providing \(\pm 15 \mathrm{~mA}\) at rated voltage accuracy and up to \(\pm 40 \mathrm{~mA}\) without damage. (See Output Current Rating.)
The PWS725 and PWS726 converters provide reliable, engineered solutions where isolated power is required in critical applications. The high isolation voltage rating is achieved through use of a speciallydesigned transformer and physical spacing. An additional high dielectric-strength, low leakage transformer coating increases the isolation rating of the PWS726.
Reliability and performance are designed in. The bifilar wound, wirebonded transformer simultaneously provides lower output ripple than competing designs, and a higher performance/cost ratio. The
- PROTECTED Against OUTPUT FAULTS
- COMPACT
- LOW COST
- EASY TO APPLY-FEW EXTERNAL PARTS

\section*{APPLICATIONS}
- MEDICAL EQUIPMENT
- INDUSTRIAL PROCESS EQUIPMENT
- TEST EQUIPMENT
- DATA ACQUISITION
soft-start oscillator/driver design assures full operation of the oscillator before either MOSFET driver turns on, protects the switches, and eliminates high inrush currents during turn-on. Input current sensing protects both the converter and the load from possible thermal damage during a fault condition.
Special design features make these converters especially easy to apply. The compact size allows dense circuit layout while maintaining critical isolation requirements. The Input Sync connection allows frequency synchronization of multiple converters. The Output Sync (PWS725A and PWS726A only) is available to synchronize ISO120 and ISO121 isolation amplifiers. The Enable input allows control over output power in instances where shutdown is desired to conserve power, such as in battery-powered equipment, or where sequencing of power turn-on/turn-off is desired.

\section*{SPECIFICATIONS}

ELECTRICAL
\(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=10 \mu \mathrm{~F}\) ceramic, \(\mathrm{V}_{\mathrm{IN}}=15 \mathrm{VDC}\), operatıng frequency \(=800 \mathrm{kHz}, \mathrm{V}_{\text {OuT }}= \pm 15 \mathrm{VDC}, \mathrm{C}_{\mathrm{IN}}=1.0 \mu \mathrm{~F}\) ceramic, lout \(= \pm 15 \mathrm{~mA}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETERS} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PWS725/725A} & \multicolumn{3}{|c|}{PWS726/726A} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{9}{|l|}{INPUT} \\
\hline Rated Voltage Input Voltage Range Input Current Input Current Ripple & \begin{tabular}{l}
\[
\mathrm{l}_{\mathrm{O}}= \pm 15 \mathrm{~mA}
\] \\
No external filtering L-C input filter, \(\mathrm{L}_{\mathrm{IN}}=100 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}^{(1)}\) C only, \(\mathrm{C}_{\mathrm{IN}}=1 \mu \mathrm{~F}\)
\end{tabular} & 7 & \[
\begin{gathered}
15 \\
\\
77 \\
150 \\
5 \\
60
\end{gathered}
\] & 18 & * & * & * & \[
\begin{gathered}
\hline \text { VDC } \\
\text { VDC } \\
\text { mA } \\
\text { mAp-p } \\
\text { mAp-p } \\
\text { mAp-p }
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{ISOLATION} \\
\hline \begin{tabular}{l}
Test Voltages \\
Rated Voltage \\
Isolation Impedance Leakage Current
\end{tabular} & \begin{tabular}{l}
Input to output, 10 seconds \\
input to output, 60 seconds, minımum Input to output, continuous, AC 60 Hz Input to output, contınuous DC Input to output Input to output, \(240 \mathrm{Vrms}, 60 \mathrm{~Hz}\)
\end{tabular} & \[
\begin{aligned}
& 4000 \\
& 1500
\end{aligned}
\] & \[
\begin{gathered}
10^{12} \| 9 \\
12
\end{gathered}
\] & \[
\begin{gathered}
1500 \\
2121 \\
20
\end{gathered}
\] & 8000
3500 & * & \[
\begin{aligned}
& 3500 \\
& 4950
\end{aligned}
\] & \begin{tabular}{l}
VDC \\
Vrms \\
Vrms \\
VDC \\
\(\Omega \| p F\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \multicolumn{9}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
Rated Output Voltage \\
Output Current \\
Load Regulation \\
Ripple Voltage (400kHz) \\
Output Switching Noise \\
Output Capacitive Load \\
Voltage Balance, \(\mathrm{V}+, \mathrm{V}-\) \\
Sensitivity to \(\Delta V_{\text {IN }}\) \\
Output Voltage Temp Coefficient \\
Output Sync Signal PWS725A/PWS726A only
\end{tabular} & \begin{tabular}{l}
Balanced loads \\
Single-ended \\
Balanced loads, \(\pm 10 \mathrm{~mA}<\) lout \(< \pm 40 \mathrm{~mA}\) \\
No external capacitor \\
\(\mathrm{L}_{\mathrm{o}}=10 \mu \mathrm{H}, \mathrm{C}_{\mathrm{o}}=1 \mu \mathrm{~F}\) (Figure 1) \\
\(L_{o}=0 \mu \mathrm{H}, \mathrm{C}_{\circ}\) filter only \\
\(\mathrm{L}_{\mathrm{o}}=10 \mu \mathrm{H}, \mathrm{C}_{\mathrm{o}}=10 \mu \mathrm{~F}\) \\
\(\mathrm{L}_{\mathrm{o}}=100 \mu \mathrm{H}, \mathrm{C}\) filter \\
C filter only \\
Square Wave, \(50 \%\) duty cycle
\end{tabular} & 1425 & \[
\begin{array}{c|}
1500 \\
150 \\
\\
60 \\
60 \\
10
\end{array}
\] & \begin{tabular}{l}
1575 40 80 04 \\
Perform \\
10 \\
1
\end{tabular} & nce C &  &  & \[
\begin{gathered}
\mathrm{VDC} \\
\mathrm{~mA} \\
\mathrm{~mA} \\
\% / \mathrm{mA} \\
\mathrm{mVp-p} \\
\mathrm{mVp}-\mathrm{p} \\
\\
\mathrm{mVp-p} \\
\mu \mathrm{~F} \\
\mu \mathrm{~F} \\
\% \\
\mathrm{~V} / \mathrm{V} \\
\mathrm{mV} /{ }^{\circ} \mathrm{C} \\
\mathrm{~V}, \mathrm{p}-\mathrm{p}
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{TEMPERATURE} \\
\hline Specification Operating Storage & & \[
\begin{aligned}
& -25 \\
& -25 \\
& -25
\end{aligned}
\] & & +85
+85
+125 & * & & * & a

\({ }^{\circ} \mathrm{C}\)
\({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{MECHANICAL}


PIN CONFIGURATION


\section*{TYPICAL PERFORMANCE CURVES}
\(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{VDC}\) unless otherwise noted


\section*{THEORY OF OPERATION}

The PWS725 and the PWS726 DC-to-DC converters consist of a free-running oscillator, control and switch driver circuitry, MOSFET switches, a transformer, a bridge rectifier, and filter capacitors together in a 32 -pin DIP ( 0.900 inches nominal) package. The control circuitry consists of current limiting, soft start, frequency adjust, enable, and synchronization features. See Figure 1.

In instances where several converters are used in a system, beat frequencies developed between the converters are a potential source of low frequency noise in the supply and ground paths. This noise may couple into signal paths. See Figures 2 and 3 for connection of INPUT SYNC pin. Converters can be synchronized and these beat frequencies avoided. The unit with the highest natural


FIGURE 1. PWS725/726 Functional Diagram.


FIGURE 2. Synchronization of Multiple PWS725s or PWS726s from a Master Converter.
frequency will determine the synchronized running frequency. To avoid excess stray capacitance, the INPUT SYNC pin should not be loaded with more than 50 pF . If unused, the INPUT SYNC must be left open.
Soft start circuitry protects the MOSFET switches during start up. This is accomplished by holding the gate-tosource voltage of both MOSFET switches low until the free-running oscillator is fully operational. In addition to the soft start circuitry, input current sensing also protects the MOSFET switches. This current limiting keeps the FET switches operating in their safe operating area under fault conditions or excessive loads. When either of these conditions occur, the peak input current exceeds a safe limit. The result is an approximate \(5 \%\) duty cycle, \(300 \mu \mathrm{~s}\) drive period to the MOSFET switches. This protects the internal MOSFET switches as well as the external load from any thermal damage. When the fault


FIGURE 3. Synchronization of Multiple PWS725s or PWS726s from an External TTL Signal.
or excessive load is removed, the converter resumes normal operation. A delay period of approximately \(50 \mu \mathrm{~s}\) incorporated in the current sensing circuitry allows the output filter capacitors to fully charge after a fault is removed. This delay period corresponds to a filter capacitance of no more than \(1 \mu \mathrm{~F}\) at either of the output pins. This provides full protection of the MOSFET switches and also sufficiently filters the output ripple voltage (see specification table). The current sensing circuitry is designed to provide thermal protection for the MOSFET switches over the operating temperature range as well. The low thermal resistance of the package ( \(\theta_{\text {JC }}=10^{\circ} \mathrm{C} / \mathrm{W}\) ) ensures safe operation under rated conditions. When these rated conditions are exceeded, the unit will go into its shutdown mode.
An optional potentiometer can be connected between the two FREQUENCY ADJUST pins to trim the oscilla-


FIGURE 4. Frequency Adjustment Procedure.
tor operating frequency \(\pm 10 \%\) (see Figure 4). Care should be taken when trimming the frequency near the low frequency range. If the frequency is trimmed too low, the peak inductive currents in the primary will trip the input current sensing circuitry to protect the MOSFET switches from these peak inductive currents.

The ENABLE pin allows external control of output power. When this pin is pulled low, output power is disabled. Logic thresholds are TTL compatible. When not used, the Enable input may be left open or tied to \(V_{\text {IN }}(\) pin 16\()\).

\section*{OUTPUT CURRENT RATING}

The total current which can be drawn from the PWS725 or PWS726 is a function of total power being drawn from both outputs (see Functional Diagram). If one output is not used, then maximum current can be drawn from the other output. If both outputs are loaded, the total current must be limited such that:
\[
\left|\mathbf{l}_{\mathrm{L}}+\left|+\left|\mathbf{l}_{\mathrm{L}}-\right| \leq 80 \mathrm{~mA}\right.\right.
\]

It should be noted that many analog circuit functions do not simultaneously draw full rated current from both the
positive and negative supplies. For example, an operational amplifier may draw 13 mA from the positive supply under full load while drawing only 3 mA from the negative supply. Under these conditions, the PWS725/726 could supply power for up to five devices ( \(80 \mathrm{~mA} \div 16 \mathrm{~mA} \approx 5\) ). Thus, the PWS725/726 can power more circuits than is at first apparent.

\section*{ISOLATION VOLTAGE RATINGS}

Because a long-term test is impractical in a manufacturing situation, the generally accepted practice is to perform a production test at a higher voltage for some shorter period of time. The relationship between actual test conditions and the continuous derated maximum specification is an important one. Burr-Brown has chosen a deliberately conservative one: \(\mathrm{VDC}_{\text {TEST }}=(2 \times \mathrm{VACrms}\) continuous rating) +1000 V for ten seconds. This choice is appropriate for conditions where system transient voltages are not well defined.* Where the real voltages are well-defined or where the isolation voltage is not continuous, the user may choose a less conservative derating to establish a specification from the test voltage.

\section*{OUTPUT SYNC SIGNAL}

To allow synchronization of an ISO120 or ISO121 isolation amplifier, the PWS725A and PWS726A have an OUTPUT SYNC signal at pin 29. It should be connected as shown in Figure 5 to keep capacitive loading of pin 29 to a minimum.


FIGURE 5. Synchronization with ISOI20 or ISOI21 Isolation Amplifier.

\title{
Isolated, Unregulated DC/DC CONVERTER
}

\section*{FEATURES}
- 100\% TESTED FOR HIGH-VOLTAGE BREAKDOWN
- RATED 1500 Vrms
- \(\pm 15 \mathrm{~mA}\) OUTPUT AT RATED VOLTAGE ACCURACY
- COMPACT
- EASY TO APPLY
- FEW EXTERNAL PARTS

\section*{DESCRIPTION}

The PWS727 converts a single 10VDC to 18VDC input to bipolar voltages of the same value as the input voltage. The converters are capable of providing \(\pm 15 \mathrm{~mA}\) at rated voltage accuracy and up to \(\pm 30 \mathrm{~mA}\) without dam-

\section*{age.}

The PWS727 provides reliable, engineered solutions where isolated power is required. Special design features make these converters easy to use.

\section*{APPLICATIONS \\ - INDUSTRIAL PROCESS CONTROL EQUIPMENT \\ - GROUND-LOOP ELIMINATION \\ - PC-BASED DATA ACQUISITION \\ - TEST EQUIPMENT \\ - VENDING MACHINES}

The compact size allows dense circuit layout, while maintaining critical isolation requirements. \(\mathrm{TTL}_{\mathrm{IN}}\) and \(\mathrm{TTL}_{\text {out }}\) connections allow frequency synchronization of up to eight converters to a master converter. Synchronization to an external clock is also possible with the \(\mathrm{TTL}_{\mathbb{N}}\) function. The Enable allows control over output power in instances where shutdown is desired to conserve power, or where sequential power turn on/turn off


International Airport Industrial Park - Malling Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP . Telex: 66-6491 . FAX: (602) 889-1510

ADVANCE INFORMATION SUBUECT TO CHANGE

\section*{SPECIFICATIONS}

At \(T_{A}=25^{\circ} \mathrm{C}\) and \(V_{\text {IN }}=+15 \mathrm{~V}\); Output Load \(= \pm 15 \mathrm{~mA}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & CONDITIONS & MIN & TYP & MAX & UNITS \\
\hline \begin{tabular}{l}
ISOLATION \\
Voltage Rated Continuous AC 60Hz \\
\(100 \%\) Test \({ }^{(1)}\) \\
Barrier Impedance \\
Leakage Current at 60 Hz
\end{tabular} & 1s, 5pC PD
\[
V_{\text {siso }}=240 \mathrm{~V} \mathrm{~ms}
\] & \[
\begin{aligned}
& 1500 \\
& 2400
\end{aligned}
\] & \[
\begin{gathered}
10^{14} \| \mid 8 \\
1.0 \\
\hline
\end{gathered}
\] & 1.5 & VAC VAC \(\mathbf{\Omega} \| \mathrm{pF}\) \(\mu \mathrm{Arms}\) \\
\hline \begin{tabular}{l}
INPUT \\
Rated Voltage \\
Voltage Range \\
Current \\
Current Ripple \\
Current Limit
\end{tabular} & \begin{tabular}{l}
\(\pm 30 \mathrm{~mA}\) Output \\
\(0.3 \mu \mathrm{~F}\) Capacitive Filter \\
LC Input Filter Outputs Shorted
\end{tabular} & \[
\begin{aligned}
& 10 \\
& 90
\end{aligned}
\] & \[
\begin{gathered}
15 \\
\\
100 \\
150 \\
5 \\
250 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
18 \\
110
\end{gathered}
\] & \begin{tabular}{l}
V \\
V \\
mA \\
mAp-p \\
mAp-p \\
mAp-p
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT \\
Rated Output Voltage \\
Output Current \\
Load Regulation \\
Ripple Voltage ( 800 kHz ) \\
Output Switching Noise \\
Output Capacitive Load \\
Voltage Balance \(+\mathrm{V},-\mathrm{V}\) \\
Sensitivity to \(\mathrm{V}_{\mathrm{iN}}\) \\
Output VoltageTemp Coefficient
\end{tabular} & Balanced Loads Single-Ended Balanced Loads \(\pm 10 \mathrm{~mA}\) to \(\pm 40 \mathrm{~mA}\) \(0.3 \mu \mathrm{~F}\) External Caps External Filter per Diagram & \(\pm 14.25\) & \[
\begin{gathered}
\pm 15.00 \\
\pm 15 \\
\\
\\
9 \\
\\
60 \\
5 \\
10 \\
1.15 \\
10 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 15.75 \\
\pm 30 \\
60 \\
0.6
\end{gathered}
\] & \begin{tabular}{l}
V \\
mA \\
mA \\
\(\% / m A\) \\
\(m V p-p\) \\
\(m V p-p\) \\
\(\mu \mathrm{F}\) \\
mV \\
VN \\
\(\mathrm{mV} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operating \\
Storage
\[
\boldsymbol{\theta}_{\mathrm{JA}}
\]
\end{tabular} & & \[
\begin{gathered}
0 \\
-25 \\
-25
\end{gathered}
\] & 100 & \[
\begin{aligned}
& 70 \\
& 85 \\
& 85
\end{aligned}
\] & \begin{tabular}{l}
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C}\) \\
\({ }^{\circ} \mathrm{C} / \mathrm{N}\)
\end{tabular} \\
\hline
\end{tabular}

NOTES: (1) Tested at \(1.6 \times\) rated, fail on \(5 p C\) partial discharge leakage current on 5 successive pulses.

\section*{ORDERING INFORMATION}
Basic Model Number \(\quad\) PWS727

\section*{ABSOLUTE MAXIMUM RATINGS}


PIN CONFIGURATION
\begin{tabular}{|c|c|}
\hline  & \begin{tabular}{|ll}
\hline 28 & \(+V_{0}\) \\
\hline 27 & Output Gnd \\
\hline 26 & \(-\mathrm{V}_{0}\) \\
\hline 25 & NC \\
\hline & \\
\hline 18 & NC \\
\hline 17 & \(\pi L_{\mathrm{w}}\) \\
\hline 16 & \(\pi L_{\mathrm{our}}\) \\
\hline 15 & Enable \\
\hline
\end{tabular} \\
\hline
\end{tabular}

28-PIn Double-Wide DIP

\begin{tabular}{|c|c|c|c|c|}
\hline & \multicolumn{2}{|l|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} \\
\hline DIM & MIN & MAX & MIN & MAX \\
\hline A & 1.440 & 1.460 & 36.58 & 37.08 \\
\hline B & . 690 & . 710 & 17.53 & 18.03 \\
\hline C & . 390 & . 410 & 9.91 & 10.41 \\
\hline G & \multicolumn{2}{|l|}{. 100 BASIC} & \multicolumn{2}{|l|}{2.54 BASIC} \\
\hline H & \multicolumn{2}{|l|}{. 020 BASIC} & \multicolumn{2}{|l|}{0.51 BASIC} \\
\hline K & . 190 & . 210 & 4.83 & 5.33 \\
\hline L & \multicolumn{2}{|l|}{. 600 BASIC} & \multicolumn{2}{|l|}{15.24 BASIC} \\
\hline
\end{tabular}

NOTE: Leads in true position within \(0.01^{\prime \prime}\) ( 0.25 mm ) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package. Pin material and plating composition conform to method 2003 (solderability of MIL-STD-883 (except paragraph 3.2).

\section*{Isolated, Unregulated DC/DC CONVERTER}

\section*{FEATURES}
- 100\% TESTED FOR HIGH-VOLTAGE BREAKDOWN
- RATED 1500 Vrms
- \(\pm 15 \mathrm{~mA}\) OUTPUT AT RATED VOLTAGE ACCURACY
- COMPACT
- EASY TO APPLY
- FEW EXTERNAL PARTS

\section*{DESCRIPTION}

The PWS728 converts a single 5VDC input to \(\pm 15 \mathrm{VDC}\). The converter is capable of providing \(\pm 15 \mathrm{~mA}\) at rated voltage accuracy and up to \(\pm 30 \mathrm{~mA}\) without damage.

The PWS728 provides reliable, engineered solutions where isolated power is required. Special design features make these converters easy to use.
The compact size allows dense circuit layout, while maintaining critical isolation requirements. \(\mathrm{TTL}_{\mathbb{N}}\) and

\section*{APPLICATIONS}
- INDUSTRIAL PROCESS CONTROL EQUIPMENT
- GROUND-LOOP ELIMINATION
- PC-BASED DATA ACQUISITION
- TEST EQUIPMENT
- VENDING MACHINES

TTL \(_{\text {out }}\) connections allow frequency synchronization of up to eight converters to a master converter. Synchronization to an external clock is also possible with the \(\mathrm{TTL}_{\mathrm{IN}}\) function. The Enable allows control over output power in instances where shutdown is desired to conserve power, or where sequential power turn on/ turn off is desired.


International Airport Industrial Park . Malling Address: PO Box 11400 . Tucson, AZ 85734 . Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP Telex: 66-6491 - FAX: (602) \(889-1510\)

SPECIFICATIONS
At \(T_{A}=25^{\circ} \mathrm{C}\) and \(\mathrm{V}_{\mathrm{N}}=+5 \mathrm{~V}\); Output Load \(= \pm 15 \mathrm{~mA}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & CONDITIONS & MIN & TYP & MAX & UNITS \\
\hline \begin{tabular}{l}
ISOLATION \\
Voltage Rated Continuous AC 60 Hz \\
\(100 \%\) Test \({ }^{(1)}\) \\
Barrier Impedance \\
Leakage Current at 60 Hz
\end{tabular} & \[
\begin{gathered}
1 \mathrm{~s}, 5 \mathrm{PC} P \mathrm{PD} \\
\mathrm{~V}_{\text {ISO }}=240 \mathrm{Vrms}
\end{gathered}
\] & \[
\begin{aligned}
& 1500 \\
& 2400
\end{aligned}
\] & \[
\begin{gathered}
10^{14} \text { || } 8 \\
1.0
\end{gathered}
\] & 1.5 & VAC VAC \(\Omega \| p F\) \(\mu\) Arms \\
\hline \begin{tabular}{l}
INPUT \\
Rated Voltage \\
Voltage Range Current Current Ripple \\
Current Limit
\end{tabular} & \(\pm 30 \mathrm{~mA}\) Output \(0.3 \mu \mathrm{~F}\) Capacitive Filter LC Input Filter Outputs Shorted & \[
\begin{aligned}
& 4.5 \\
& 110
\end{aligned}
\] & \[
\begin{gathered}
5 \\
\\
130 \\
150 \\
5 \\
375 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& 5.5 \\
& 150
\end{aligned}
\] & \begin{tabular}{l}
V \\
V \\
mA \\
mAp-p \\
mAp-p \\
mAp-p
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT \\
Rated Output Voltage \\
Output Current \\
Load Regulation \\
Ripple Voltage ( 800 kHz ) \\
Output Switching Noise \\
Output Capacitive Load \\
Voltage Balance \(+\mathrm{V},-\mathrm{V}\) \\
Sensitivity to \(\mathrm{V}_{\mathbb{N}}\) \\
Output VoltageTemp Coefficient
\end{tabular} & Balanced Loads Single-Ended Balanced Loads \(\pm 7 \mathrm{~mA}\) to \(\pm 22 \mathrm{~mA}\) \(0.3 \mu \mathrm{~F}\) External Caps External Filter per Diagram & \(\pm 14.25\) & \[
\begin{gathered}
\pm 15.00 \\
\pm 15 \\
\\
\\
9 \\
\\
60 \\
5 \\
10 \\
4.6 \\
10 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 15.75 \\
\pm 30 \\
60 \\
2
\end{gathered}
\] & \begin{tabular}{l}
V \\
mA \\
mA \\
\(\% / m A\) \\
mVp-p \\
mVp-p \\
\(\mu \mathrm{F}\) \\
mV \\
V/N \\
\(\mathrm{mV} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operating \\
Storage
\[
\theta_{j A}
\]
\end{tabular} & & \[
\begin{gathered}
0 \\
-25 \\
-25
\end{gathered}
\] & 100 & \[
\begin{aligned}
& +70 \\
& +85 \\
& +85
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTES: (1) Tested at \(1.6 \times\) rated, fail on \(5 p C\) partial discharge leakage current on 5 successive pulses.

ORDERING INFORMATION
Basic Model Number \(\quad\) PWS728

ABSOLUTE MAXIMUM RATINGS


PIN CONFIGURATION


\section*{ADVANCE INFORMATION SUBUECT TO CHANGE}

\section*{MECHANICAL}

28-PIn Double-Wide DIP

\begin{tabular}{|c|c|c|c|c|}
\hline & \multicolumn{2}{|l|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} \\
\hline DIM & MIN & MAX & MIN & MAX \\
\hline A & 1.440 & 1.460 & 36.58 & 37.08 \\
\hline B & . 690 & . 710 & 17.53 & 18.03 \\
\hline C & . 390 & . 410 & 9.91 & 10.41 \\
\hline G & \multicolumn{2}{|l|}{. 100 BASIC} & \multicolumn{2}{|l|}{2.54 BASIC} \\
\hline H & \multicolumn{2}{|l|}{. 020 BASIC} & \multicolumn{2}{|l|}{0.51 BASIC} \\
\hline K & . 190 & . 210 & 4.83 & 5.33 \\
\hline L & \multicolumn{2}{|l|}{. 600 BASIC} & \multicolumn{2}{|l|}{15.24 BASIC} \\
\hline
\end{tabular}

NOTE: Leads in true position within \(0.01^{\prime \prime}\) ( 0.25 mm ) R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package

\title{
Distributed Multichannel Isolated DC-TO-DC CONVERTER
}

\section*{FEATURES}
- ISOLATED \(\pm 7\) TO \(\pm 20 V D C\) OUTPUTS
- BARRIER 100\% TESTED AT 1500VAC, 60Hz
- LOWEST POSSIBLE COST PER CHANNEL
- MINIMUM PC BOARD SPACE
- 80\% EFFICIENCY (8 CHANNELS, RATED LOADS)

\section*{DESCRIPTION}

The PWS740 is a multichannel, isolated DC-to-DC converter with a 1500 VAC continuous isolation rating. The outputs track the input voltage to the converter over the range of 7 to 20 VDC . The converter's modular design, comprising three components, minimizes the cost of isolated multichannel power for the user.
The PWS740-1 is a high-frequency ( 400 kHz nominal) oscillator/driver, handling up to eight channels. This part is a hybrid containing an oscillator and two power FETs. It is supplied in a TO-3 case to

\section*{APPLICATIONS \\ - INDUSTRIAL MEASUREMENT AND CONTROL \\ - DATA ACQUISITION SYSTEMS \\ - TEST EQUIPMENT}
provide the power dissipation necessary at full load. Transformer impedance limits the maximum input current to about 700 mA at 15 V input, well within the unit's thermal limits. A TTL-compatible ENABLE pin provides output shut-down if desired. A SYNC pin allows synchronization of several PWS740-1s.
The PWS740-2 is trifilar-wound isolation transformer using a ferrite core and is encapsulated in a plastic package, allowing a higher isolation voltage rating. The PWS740-3 is a high-speed rectifier bridge in a plastic 8-pin mini-DIP package. One PWS740-2 and one PWS740-3 are used per isolated channel.


\footnotetext{
Internatıonal Airport Industrial Park • P O. Box 11400 - Tucson, Arizona 85734 - Tel • (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP \(\bullet\) Telex: 66-6491
}

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

NOTE \(\mathrm{V}_{\mathrm{IN}}=15 \mathrm{~V}\), output load on each of 8 channels \(= \pm 15 \mathrm{~mA}, T_{A}=+25^{\circ} \mathrm{C}\) unless specified otherwise
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & CONDITION & MIN & TYP & MAX & UNITS \\
\hline \multicolumn{6}{|l|}{PWS740 SYSTEM} \\
\hline \begin{tabular}{l}
ISOLATION \\
Rated Voltage \\
Test Voltage Impedance Leakage Current
\end{tabular} & \begin{tabular}{l}
Contınuous, \(\mathrm{AC}, 50 / 60 \mathrm{~Hz}\) \\
Continuous, DC \\
10s, mınımum \\
Measured from pın 2 to pin 5 of the PWS740-2 \\
\(240 \mathrm{VACrms}, 60 \mathrm{~Hz}\) per channel
\end{tabular} & 4000 & \[
\begin{gathered}
10^{12} \| 3 \\
05
\end{gathered}
\] & \[
\begin{aligned}
& 1500 \\
& 2121
\end{aligned}
\]
\[
15
\] & VACrms VDC VACrms \(\Omega \| p F\) \(\mu \mathrm{A}\) \\
\hline \begin{tabular}{l}
INPUT \\
Rated Voltage \\
Voltage Range \\
Current \\
Current Ripple
\end{tabular} & \(\pm 30 \mathrm{~mA}\) output load on 8 channels, \(V_{I N}=15 \mathrm{~V}\)
Rated output load on 8 channels, \(V_{\text {IN }}=15 \mathrm{~V}\)
Full output load on 8 channels, \(V_{I N}=15 \mathrm{~V}\) with \(\pi\) filter on input & 7 & \[
\begin{gathered}
15 \\
520 \\
300 \\
1
\end{gathered}
\] & 20 & \begin{tabular}{l}
VDC \\
VDC \\
mA \\
mA \\
mA
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT \\
Rated Voltage \\
Voltage at Min Load \\
Voltage Range \\
Vout vs Temp \\
Load Regulation \\
Tracking Regulation \\
Ripple Voltage \\
Norse Voltage \\
Current \(\mid+\) lout \(|+|\)-lout \(\mid\)
\end{tabular} & \begin{tabular}{l}
\(\pm 15 \mathrm{~mA}\) output load on 8 channels \\
\(\pm 1 \mathrm{~mA} /\) channel \\
\(\pm 15 \mathrm{~mA}\) output load on each channel \\
\(\pm 15 \mathrm{~mA}\) output load on each channel \\
\(\pm 3 \mathrm{~mA}<\) output load \(< \pm 30 \mathrm{~mA}\) \\
\(V_{\text {OUT }} / V_{\text {IN }}\) \\
See Typical Performance Curves \\
See Theory of Operation \\
Each channel
\end{tabular} & \[
\begin{aligned}
& 140 \\
& \pm 7
\end{aligned}
\] & \[
\begin{gathered}
150 \\
30 \\
\\
\pm 005 \\
025 \\
12
\end{gathered}
\] & \[
\begin{array}{r}
160 \\
\pm 20 \\
\\
60
\end{array}
\] & \begin{tabular}{l}
VDC \\
VDC \\
VDC \\
V/ \({ }^{\circ} \mathrm{C}\) \\
V/mA \\
V/V \\
mA
\end{tabular} \\
\hline TEMPERATURE Specification Operation & & \[
\begin{aligned}
& -25 \\
& -25
\end{aligned}
\] & & \[
\begin{aligned}
& +85 \\
& +85
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \multicolumn{6}{|l|}{PWS740-1 OSCILLATOR/DRIVER} \\
\hline Frequency Supply Enable & \begin{tabular}{l}
\[
V_{\mathrm{IN}}=15 \mathrm{~V}
\] \\
Drivers on Drivers off
\end{tabular} & \[
\begin{gathered}
350 \\
70 \\
20 \\
0
\end{gathered}
\] & \[
\begin{aligned}
& 400 \\
& 150
\end{aligned}
\] & \[
\begin{gathered}
470 \\
200 \\
V_{s} \\
08
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{kHz} \\
\mathrm{~V} \\
\mathrm{~V} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline \multicolumn{6}{|l|}{PWS740-2 ISOLATION TRANSFORMER} \\
\hline \begin{tabular}{l}
Isolation Test Voltage \\
Rated Isolation Voltage Isolation Impedance Isolation Leakage Primary Inductance Winding Ratıo
\end{tabular} & \begin{tabular}{l}
10s, mınımum \\
60s, minımum \\
Continuous \\
240VAC \\
400 kHz , Pin 1 to Pin 5 \\
Prımary/Secondary
\end{tabular} & 4000
1500 & \[
\begin{gathered}
10^{12} \| 3 \\
05 \\
300 \\
68 / 76
\end{gathered}
\] & \[
\begin{aligned}
& 1500 \\
& 15
\end{aligned}
\] & \begin{tabular}{l}
VACrms \\
VACrms \\
VACrms \\
\(\Omega \| \mathrm{pF}\) \(\mu \mathrm{A}\) \(\mu \mathrm{H}\)
\end{tabular} \\
\hline \multicolumn{6}{|l|}{PWS740-3 DIODE BRIDGE} \\
\hline Reverse Recovery Reverse Breakdown Reverse Current Forward Voltage & \[
\begin{aligned}
& I_{F}=I_{\mathrm{R}}=50 \mathrm{~mA} \\
& I_{\mathrm{R}}=100 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{A}}=40 \mathrm{~V} \\
& I_{\mathrm{F}}=100 \mathrm{~mA}
\end{aligned}
\] & 55 & 40 & \[
\begin{aligned}
& 15 \\
& 16 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{ns} \\
\mathrm{~V} \\
\mu \mathrm{~A} \\
\mathrm{~V}
\end{gathered}
\] \\
\hline
\end{tabular}

PIN CONFIGURATIONS


MECHANICAL


\section*{TYPICAL PERFORMANCE CURVES}





FREQUENCY ADJUSTMENT RANGE


\section*{PIN DESCRIPTIONS OF PWS740-1 DRIVER}

\section*{\(+V_{\text {IN }}\), RETURN, AND GND}

These are the power supply pins. The ground connection, RETURN, for the N-channel MOSFET sources is brought out separately from the ground connection for the oscillator/driver chip. The waveform of the FETs' ground return current (and also the current in the \(\mathrm{V}_{\text {drive }}\) line) is an 800 kHz sawtooth. A capacitor between \(+\mathrm{V}_{\text {IN }}\) and the FET ground provides a bypass for the AC portion of this current.
The power should never be instantaneously interrupted to the PWS740 system (i.e., a break in the line from \(\mathrm{V}+\), either accidental or by means of a series switch). Normal power-down of the V+ supply is not considered instantaneous. Should a rapid break in input power occur, however, the transformers' voltage will rapidly increase to maintain current flow. Such a voltage spike may damage the PWS740-1. The bypass capacitors at the \(+\mathrm{V}_{\text {IN }}\) pin of the PWS740-1 and the \(\mathrm{V}_{\text {Drive }}\) pins of the transformers provide a path for the primary current if power is interrupted; however, total protection requires some type of bidirectional 1 A voltage clamping at the \(+V_{\text {IN }}\) pin. A low cost SA20A TransZorb \({ }^{\circledR}\) from General Semiconductor \({ }^{(1)}\) or equivalent, which will clamp the \(+\mathrm{V}_{\text {IN }}\) pin between -.6 V and +23 V , is recommended.

\section*{To AND \(\bar{T}_{0}\)}

These pins are the drains of the N -channel MOSFET switches which drive all the transformer primaries in parallel. The signals on these pins are 400 kHz complementary square waves with twice the amplitude of the voltage \(a t+V_{\text {IN }}\). It is these lines that allow the power to be distributed to the individual high voltage isolation transformers. Without proper printed circuit board layout

\footnotetext{
(1) General Semiconductor Industries Inc , 2001 W 10th Place, Tempe AZ 85281, 602-968-3101
TransZorb \({ }^{\circledR}\) General Semiconductor Industries Inc
}
techniques, these lines could generate interference to analog circuits. See the next section on PCB layout.

\section*{ENABLE}

A high TTL logic level on this pin activates the MOSFET driver circuitry. A low TTL level applied to the ENABLE pin shuts down all drive to the transformers and the output voltages go to zero (only the oscillator is unaffected). For continuous operation, the ENABLE pin can be left open or tied to a voltage between +2 V and \(\mathrm{V}+\).

\section*{SYNCHRONIZATION}

The SYNC pin is used to synchronize up to eight PWS740-1 oscillators. Synchronization is useful to prevent beat frequencies in the supply voltages. The SYNC pins of two or more PWS740-1s are tied together to force all units to the same frequency of oscillation. The resultant frequency is slightly higher than that of the highest unsynchronized unit. If this feature is not required, leave the SYNC pin open. The SYNC pin is sensitive to capacitance loading. 150 pF or less is recommended. Also external parasitic capacitive feedback between either \(T_{0}\) and the SYNC pin can cause unstable operation (commonly seen as jitter in the \(\mathrm{T}_{0}\) outputs). Keep SYNC connections and \(T_{0}\) lines as physically isolated as possible. Avoid shorting the SYNC pin directly to ground or supply potentials; otherwise, damage may result.

Figure 1 shows a method for synchronizing a greater number of PWS740-1 drivers. One unit is chosen as the master. Its synchronization signal, buffered by a highspeed unity gain amplifier can synchronize up to 20 slave units. Pin 1 of each slave unit must be grounded to assure synchronization. Minimize capacitive coupling between the buffered sync line and the outputs of the drivers, especially at the end of long lines. Capacitance to ground is not critical, but total stray capacitance between the sync line and switching outputs should be kept below 50 pF . Where extreme line lengths are needed,
such as between printed circuit boards, additional OPA633 buffers may be added to keep drive impedance at an acceptably low value. Because of temperatureinfluenced shifts in the switching levels, best operation of this circuit will occur when differences in ambient temperatures between the PWS740-1 drivers are minimized, typically within a \(35^{\circ} \mathrm{C}\) range.
If larger temperature gradients are likely to occur, the user may wish to consider the synchronization method shown in Figure 2. This circuit is driven from an external TTL-compatible source such as a system clock or a simple free-running oscillator constructed of TTL gates. The output stage provides temperature compensation over the rated temperature range of the PWS740. The signal source frequency should be about 800 kHz for rated performance, but may range from 500 kHz to 2 MHz with slightly reduced performance. Precautions with regard to circuit coupling and layout are the same as for the circuit of Figure 1. Repeaters using the OPA633 may be used for long line lengths. Symmetry and good high-frequency layout practice are important in successful application of both of these synchronization techniques.

\section*{FREQUENCY ADJUSTMENT}

The FREQ ADJ pin may be connected to an external potentiometer to lower an unsynchronized PWS740-1 oscillator frequency. This may be useful if the frequency of the PWS740-1 is too close to some other signal's frequency in the system and beat interference is possible. See Typical Performance Curves. Use of this pin is not usually required; if not used, leave open for rated performance.

\section*{THEORY OF OPERATION}

\section*{external filter components}

Filter components are necessary to reduce the input ripple current and the output voltage noise. Without any input filtering, the sawtooth currents in the FET switches would flow in the \(V+\) supply line. Since this AC current can be as great as 1 A peak, voltage interference with other components using this supply line would likely occur. The input ripple current can be reduced to approximately 1 mA peak with the addition of two components-a bypass capacitor between the \(+V_{\text {IN }}\) pin and ground, and a series inductor in the \(\mathrm{V}_{\text {drive }}\) line. A \(10 \mu \mathrm{~F}\) tantalum capacitor is adequate for bypass. A parallel \(0.33 \mu \mathrm{~F}\) ceramic capacitor will extend the bandwidth of the tantalum. Additional bypass capacitors at each primary center-tap of the transformers are recommended. In general, the higher the capacitance, the lower the ripple, but the parasitic series inductance of the bypass capacitors will eventually be the limiting factor. The inductor value recommended is approximately \(20 \mu \mathrm{H}\). Greater reduction in ripple current is achieved with values up to \(100 \mu \mathrm{H}\); then physical size may become a concern. The inductor should be rated for at least 2A
(2) Pulse Engıneering, PO Box 12235, San Diego CA 92112, 619-268-2400.
and its DC resistance should be less than \(0.1 \Omega\). An example of a low cost indicator is part number 51591 from Pulse Engineering \({ }^{(2)}\).
Output voltage filtering is achieved with a \(0.33 \mu \mathrm{~F}\) capacitor connecting each \(V_{\text {out }}\) pin of the diode bridge to ground. Short leads and close placement of the capacitors to the unit provide optimum high frequency bypassing. The 800 kHz output ripple should be below \(5 \mathrm{mVp}-\mathrm{p}\). Higher frequency noise bursts are also present at the outputs. They coincide with the switch times and are approximately 20 mV in amplitude. Inductance of \(10 \mu \mathrm{H}\) or less in series with the output loads will significantly reduce the noise as seen by the loads.

\section*{PC BOARD LAYOUT CONSIDERATIONS}

Multilayer printed circuit boards are recommended for PWS740 systems. Two-layer boards are certainly possible with satisfactory operation; however, three layers provide greater density and better control of interference from the FET switch signals. Should four-layer boards be required for other circuitry, the use of separate layers for power and ground planes, a layer for switching signals, and a layer for analog signals would allow the most straightforward layout for the PWS740 system. The following discussion pertains to a three- or four-layer board layout.

Critical consideration should go to minimizing electromagnetic radiation from the switching signal's lines, \(\mathrm{T}_{0}\) and \(\overline{\mathrm{T}}_{0}\). You can identify the path of the switching current by starting at the \(+\mathrm{V}_{\text {IN }}\) pin. The dynamic component of the current is supplied primarily from the bypass capacitor. The high frequency current flows through the inductor and down the \(\mathrm{V}_{\text {drive }}\) line, through one side of the transformer windings, returning in the \(\mathrm{T}_{\mathrm{O}}\)


FIGURE 1. Master/Slave Synchronization of Multiple PWS740 Drivers.


FIGURE 2. External Synchronization of Multiple PWS740 Drivers with TTL-Level Signals.
with the "on" FET switch, and then back up through the bypass capacitor. This current path defines a loop antenna which transmits magnetic energy. The magnetic field lines reinforce at the center of the loop, while the field lines from opposite points of the loop oppose each other outside the loop. Cancellation of magnetic radiation occurs when the loop is collapsed to two tightly spaced parallel line segments, each carrying the same current in opposite directions. For this reason, the printed circuit traces for both \(T_{0}\) connections should lay directly over a power plane forming the \(\mathrm{V}_{\text {Drive }}\) connection. This plane need not extend much wider than \(\mathrm{T}_{0}\) and \(\mathrm{T}_{0}\). All of the current in the plane will flow directly under the \(T_{0}\) traces because this is the path of least inductance (and least radiation).
Another potential problem with the \(T_{O}\) lines is electric field radiation. Fortunately, the \(\mathrm{V}_{\text {drive }}\) plane is effective at terminating most of the field lines because of its proximity to these lines. Additional shielding can be obtained by running ground trace(s) along the \(\mathrm{T}_{\mathrm{o}}\) lines, which also facilitate minimum loop area connections for the transformer's center tap bypass capacitors.
The connections between the secondary (output side) of the transformer and the diode bridges should be kept as short as possible. Unnecessary stray capacitance on these lines could cause tuned circuit peaking to occur, resulting in a slight increase of output voltage.
The PWS740 is intended for use with the ISO102 isolation buffer (see Figure 3). Place the PWS740-2 transformer on the \(V_{\text {OUT }}\) side of the buffer rather than on the \(C_{1}\) (bandwidth control) side to prevent possible pickup of switch signal by the ISO102.
The best ground connection ties the ISO102 output analog common pin to the PWS740-1 ground pin with a ground plane. This is where a four-layer board design becomes convenient. The digital ground of the ISO102 can be connected to the ground plane or closer to the +V
supply. If possible, you should include the analog components that the ISO102 drives on the same board. For example, if several ISO102s are mutliplexed to an ana\(\log\) /digital converter, then having all components sharing the same ground plane will signficantly simplify ground errors. Avoid connecting digital ground and the PWS740 ground together locally, leaving the ISO102 analog ground to be connected off of the board; the differential voltage between analog and digital ground may become too great.

\section*{OUTPUT CURRENT RATINGS}

The PWS740-1 driver contains "soft-start" driver circuitry to protect the driver FETs and eliminate high inrush currents during turn-on. Because the PWS740 can have between one and eight channels connected, it was not possible to provide a suitable internal current limit within the driver. Instead, impedance-limiting protects the driver and transformer from overload. This means that the internal impedance of each PWS740-2 transformer is high enough that, when short-circuited at its output, it limits the current drawn from the driver to a safe value. In addition, the wire size and mass of the transformer are large enough that the transformer does not receive damage under continuous short-circuit conditions.
The PWS740-1 is capable of driving up to eight individual channels to their full current rating. The total current which can be drawn from each isolation channel is a function of total power being drawn from both DC V+ and V- outputs. For example, if one output is not used, then maximum current can be drawn from the other output. In all cases, the maximum total current that can be drawn from any individual channel is:
\[
\left|I_{L}+\left|+\left|I_{L}-\right| \leq 60 \mathrm{~mA}\right.\right.
\]

It should be noted that many analog circuit functions do not simultaneously draw full rated current from both the


FIGURE 3. Low Cost Eight-Channel Isolation Amplifier Block with Channel-to-Channel Isolation.
positive and negative supplies. Thus, the PWS740 can power more circuits per channel than is first apparent. For example, an operational amplifier does not draw maximum current from both supplies simultaneously. If a circuit draws 10 mA from the positive supply and 3 mA from the negative supply, the PWS740 could power ( 60 \(\div 13\) ) about four devices per channel.

\section*{ISOLATION VOLTAGE RATINGS}

Because a long-term test is impractical in a manufacturing situation, the generally accepted practice is to
perform a production test at a higher voltage for some shorter period of time. The relationship between actual test conditions and the continuous derated maximum specification is an important one. Burr-Brown has chosen a deliberately conservative one: \(\mathrm{V}_{\text {TEST }}=\left(2 \times \mathrm{V}_{\text {COntinuous }}\right.\) Rating) +1000 V . This choice is appropriate for conditions where system transient voltages are not well defined. \({ }^{(3)}\) Where the real voltages are well-defined or where the isolation voltage is not continuous, the user may choose a less conservative derating to establish a specification from the test voltage.

\footnotetext{
(3) Reference National Electrical Manufacturers Association (NEMA) Standards part ICS I-109 and ICSI-III
}

\title{
Isolated, Unregulated DC/DC CONVERTER COMPONENTS
}

\section*{FEATURES}
- 100\% TESTED FOR HIGH-VOLTAGE BREAKDOWN
- COMPACT
- MULTICHANNEL OPERATION
- 5V OR 15V OPERATION

DESCRIPTION
PWS750 components can be used to optimize the placement on a PC board or to build a multichannel isolated DC/DC converter. The parts are all surface mount, requiring minimal space to build the DC/DC converter. The modular design, comprising three components, minimizes the cost of isolated multichannel power.
PWS750-1U is a high-frequency \((800 \mathrm{kHz}\) nominal) oscillator that can drive N -channel MOSFETs up to the size of a 1.3 A 2 N 7010 . The recommended MOSFET for individual transformer drives is the 2 N 7002 , made by Siliconix. The PWS750-1U is supplied in a 16 -pin double-wide SO package.

\section*{APPLICATIONS}
- INDUSTRIAL PROCESS CONTROL EQUIMENT
- GROUND-LOOP ELIMINATION
- PC-BASED DATA ACQUISITION
- VENDING MACHINES

PWS750-2U and the PWS750-4U are bipolar-wound isolation transformers using a ferrite core and are encapsulated in plastic packages, allowing a higher isolation voltage rating.
The PWS750-3U is a high-speed rectifier bridge in a plastic 8 -pin SO package.
One PWS750-2U and PWS750-3U and two 2N7002 or 2 N 7008 MOSFETs are used per isolated channel. When a PWS750-4U is used as the isolation transformer, then two TN0604s must be used, due to the higher currents in the primary.


International Airport Industrial Park - Malling Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP • Telex: 66-6491 . FAX: (602) 889-1510

\section*{ADVANCE INFORMATION SUBJECT TO CHANGE}

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

At \(T_{A}=25^{\circ} \mathrm{C} ;+\mathrm{V}_{\mathrm{IN}}=+15 \mathrm{~V}\); and \(\mathrm{I}_{\text {out }}= \pm 15 \mathrm{~mA}\) balanced loads unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & CONDITIONS & MIN & TYP & MAX & UNITS \\
\hline \multicolumn{6}{|l|}{PWS750-1U OSCILLATOR} \\
\hline \begin{tabular}{l}
Frequency Supply \\
T, \(\overline{\mathrm{T}}\) Drive Current \\
T, \(\overline{\mathrm{T}}\) Drive Voltage
\end{tabular} & \begin{tabular}{l}
\[
V_{\mathrm{IN}}=15 \mathrm{~V}
\] \\
5V Operation
\end{tabular} & \[
\begin{gathered}
725 \\
10 \\
4.5 \\
\\
\hline
\end{gathered}
\] & \[
\begin{gathered}
800 \\
15 \\
5 \\
50
\end{gathered}
\] & \[
\begin{gathered}
875 \\
18 \\
5.5 \\
7
\end{gathered}
\] & \begin{tabular}{l}
kHz \\
V \\
V \\
mA peak \\
V
\end{tabular} \\
\hline \multicolumn{6}{|l|}{PWS750-2U \(+\mathrm{V}_{\text {WM }}\) to \(\pm \mathrm{V}_{\text {OUT }}\) ISOLATION TRANSFORMER} \\
\hline \begin{tabular}{l}
ISOLATION \\
Voltage Rated Continuous AC 60 Hz \\
100\% Test 1 \\
Barrier Impedance \\
Leakage Current at 60 Hz \\
Winding Ratio
\end{tabular} & \begin{tabular}{l}
1s, 5pC PD
\[
V_{\text {Iso }}=240 \mathrm{Vrms}
\] \\
Primary/Secondary
\end{tabular} & \[
\begin{aligned}
& 1500 \\
& 2400
\end{aligned}
\] & \[
\begin{gathered}
10^{14}| | 8 \\
1.0 \\
48 / 50
\end{gathered}
\] & 1.5 & \begin{tabular}{l}
VAC \\
VAC \\
\(\Omega \| p F\) \\
\(\mu\) Arms
\end{tabular} \\
\hline \multicolumn{6}{|l|}{PWS750-3U DIODE BRIDGE} \\
\hline Reverse Recovery Reverse Breakdown Reverse Current Forward Voltage & \[
\begin{aligned}
& \mathrm{If}=\mathrm{Ir}=50 \mathrm{~mA} \\
& \mathrm{Ir}=100 \mu \mathrm{~A} \\
& \mathrm{Vr}=40 \mathrm{~V} \\
& \mathrm{If}=100 \mathrm{~mA}
\end{aligned}
\] & 55 & 40 & \[
\begin{aligned}
& 1.5 \\
& 1.6
\end{aligned}
\] & \begin{tabular}{l}
ns \\
V \\
\(\mu \mathrm{A}\) \\
V
\end{tabular} \\
\hline \multicolumn{6}{|l|}{PWS750-4U \(+5 \mathrm{~V}_{\mathrm{m}}\) TO \(\pm 15 \mathrm{~V}_{\text {OUr }}\) ISOLATION TRANSFORMER} \\
\hline \begin{tabular}{l}
ISOLATION \\
Voltage Rated Continuous AC 60 Hz \\
\(100 \%\) Test \({ }^{(1)}\) \\
Barrier Impedance \\
Leakage Current at 60 Hz \\
Winding Ratio
\end{tabular} & \begin{tabular}{l}
1s, 5pC PD
\[
\mathrm{V}_{\text {Iso }}=240 \mathrm{Vrms}
\] \\
Primary/Secondary
\end{tabular} & \[
\begin{aligned}
& 1500 \\
& 2400
\end{aligned}
\] & \[
\begin{gathered}
10^{14}| | 8 \\
1.0 \\
24 / 76
\end{gathered}
\] & 1.5 & \begin{tabular}{l}
VAC \\
VAC \\
\(\Omega \| p F\) \\
\(\mu\) Arms
\end{tabular} \\
\hline
\end{tabular}

NOTES: (1) Tested at \(1.6 \times\) rated, fail on \(5 p C\) partial discharge leakage current on five successive pulses.

\section*{ORDERING INFORMATION}
\begin{tabular}{|lll|}
\hline Basic Model Number & PWS750 & \(\underline{x} \underline{x}\) \\
PWS750-1U & & \\
PWS750-2U & & \\
PWS750-3U & & \\
PWS750-4U & \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|}
\hline \multirow[b]{5}{*}{\begin{tabular}{l}
Junction Temperature \(\qquad\) \(150^{\circ} \mathrm{C}\) \\
Storage Temperature \(\qquad\) \(85^{\circ} \mathrm{C}\) \\
Lead temperature (soldering, 10s) \(\qquad\) \(+300^{\circ} \mathrm{C}\) \\
Max Load, Sum of Both Outputs (PWS750-2U, 4U) \(\qquad\) 60 mA
\end{tabular}} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}
unction Temperature\(.85^{\circ} \mathrm{C}\)Max Load, Sum of Both Outputs (PWS750-2U, 4U)60 mA

\section*{PIN CONFIGURATIONS}


\section*{ADVANCE INFORMATION SUBJECT TO CHANGE}

\section*{MECHANICAL}

\section*{U Package-16-PIn SOIC}

\begin{tabular}{|c|c|c|c|c|}
\hline & \multicolumn{2}{|l|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} \\
\hline DIM & MIN & MAX & MIN & MAX \\
\hline A & . 400 & . 416 & 10.16 & 10.57 \\
\hline A1 & . 388 & . 412 & 9.86 & 10.46 \\
\hline B & . 286 & . 302 & 7.26 & 7.67 \\
\hline B1 & . 268 & . 286 & 6.81 & 7.26 \\
\hline C & . 093 & . 109 & 2.36 & 2.77 \\
\hline D & . 015 & . 020 & 0.38 & 0.51 \\
\hline G & \multicolumn{2}{|l|}{. 050 BASIC} & \multicolumn{2}{|l|}{1.27 BASIC} \\
\hline H & . 022 & . 038 & 0.56 & 0.97 \\
\hline \(J\) & . 028 & . 012 & 0.20 & 0.30 \\
\hline L & . 391 & . 421 & 9.93 & 10.69 \\
\hline M & \multicolumn{2}{|r|}{\(5^{\circ}\) TYP} & \multicolumn{2}{|l|}{\(5^{\circ} \mathrm{TYP}\)} \\
\hline N & . 000 & . 012 & 0.00 & 0.30 \\
\hline
\end{tabular}

NOTE: Leads in true position within 0.01" \((0.25 \mathrm{~mm}) R\) at MMC at seating plane. Pin numbers shown for reference only.
Numbers may not be marked on package.

\section*{U Package-8-Pin DIP}

\begin{tabular}{|l|l|l|l|l|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{|c|}{ MILLIMETERS } \\
\hline DIM & MIN & MAX & MIN & MAX \\
\hline A & .620 & .640 & 15.78 & 16.26 \\
\hline B & .465 & .485 & 11.81 & 12.32 \\
\hline C & .350 & .370 & 8.89 & 9.40 \\
\hline F & .165 & .185 & 4.19 & 4.70 \\
\hline G & .100 BASIC & \multicolumn{2}{|c|}{2.54 BASIC } \\
\hline H & \multicolumn{2}{|c|}{.025 SQ } & \multicolumn{2}{|c|}{.635 SQ } \\
\hline K & .370 & .390 & 9.40 & 9.91 \\
\hline L1 & .280 & .300 & 7.11 & 7.62 \\
\hline L2 & .465 & .485 & 11.81 & 12.32 \\
\hline
\end{tabular}

NOTE: Leads in true position within 0.01" ( 0.25 mm ) R at MMC at seating plane. Pin numbers shown for reference only.
Numbers may not be marked on package.


\section*{U Package-8-Pin SOIC}


\begin{tabular}{|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{|c|}{ MILLMETERS } \\
\hline DIM & MIN & MAX & MIN & MAX \\
\hline A & .185 & .201 & 4.70 & 5.11 \\
\hline\(A_{1}\) & .178 & .201 & 4.52 & 5.11 \\
\hline B & .146 & .162 & 3.71 & 4.11 \\
\hline \(\mathrm{~B}_{1}\) & .130 & .149 & 3.30 & 3.78 \\
\hline C & .054 & .145 & 1.37 & 3.69 \\
\hline D & .015 & .019 & 0.38 & 0.48 \\
\hline G & .050 & BASIC & 1.27 & BASIC \\
\hline H & .018 & .026 & 0.46 & 0.66 \\
\hline J & .008 & .012 & 0.20 & 0.30 \\
\hline L & .220 & .252 & 5.59 & 6.40 \\
\hline M & \(0^{\circ}\) & \(10^{\circ}\) & \(0^{\circ}\) & \(10^{\circ}\) \\
\hline N & .000 & .012 & 0.00 & 0.30 \\
\hline
\end{tabular}

NOTE: Leads in true position within \(0.01^{\prime \prime}\) \((0.25 \mathrm{~mm}) R\) at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.


\section*{700/700U}

\section*{ISOLATED DC-TO-DC CONVERTER}

\section*{FEATURES}
- HIGH BREAKDOWN VOLTAGE 5000V PEAK
- LOW LEAKAGE CAPACITANCE \(\approx 3 \mathrm{pF}\)
- SHIELDED AND UNSHIELDED UNITS
- COMPLETELY SPECIFIED

\section*{BENEFITS}
- high voltage rating protects EXPENSIVE INSTRUMENTATION
- LOW LEAKAGE CURRENT PROTECTS HUMAN LIFE
- EXCELLENT ISOLATION CMR IMPROVES SYSTEM PERFORMANCE
- SHIELDING PREVENTS ELECTROSTACTIC AND EMI PROBLEMS

\section*{APPLICATIONS}
- INDUSTRIAL PROCESS CONTROL
- MEDICAL INSTRUMENTATION
- TEST EQUIPMENT
- DATA ACQUISITION SYSTEMS

\section*{DESCRIPTION}

The Model 700 converts a 10VDC to 18VDC input to a dual output of the same value as the input voltage. The internal hybrid integrated circuit reduces size and cost. A self-contained frequency stable 130 kHz oscillator drives switching circuitry which is designed to minimize the common problem of spiking due to transformer saturation. Regulation and short circuit protection, if desired, can easily be added (see Figure 3 ). Models 700 and 700 M have separate internal input and output shields. Models 700 U and 700 UM have no internal shields.


\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

Typical at \(25^{\circ} \mathrm{C}\) with 15 VDC supply unless otherwise noted.
\begin{tabular}{|c|c|c|}
\hline MODEL & 700/700M & 7000/700UM \\
\hline \multicolumn{3}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
Voltage Range(1) \\
Current at \(\pm 3 \mathrm{~mA}\) Load \\
Current at \(\pm 30 \mathrm{~mA}\) Load \\
Ripple Current at \(\pm 3 \mathrm{~mA}\) Load \\
Ripple Current at \(\pm 30 \mathrm{~mA}\) Load
\end{tabular} & \multicolumn{2}{|l|}{10 V to 18 V 20 mA \(\pm 100 \mathrm{~mA}\), max \(\pm 3 \mathrm{~mA}\), peak \(\pm 100 \mathrm{~mA}\), peak} \\
\hline \multicolumn{3}{|l|}{ISOLATION(2)} \\
\hline \begin{tabular}{l}
Voltage, Test, 5 sec at 60 Hz \\
Voltage, Continuous, derated \\
Impedance \\
Leakage Currert at \(240 \mathrm{~V} / 60 \mathrm{~Hz}\)
\end{tabular} & \[
\begin{gathered}
\text { 4200V, p } \\
1500 \mathrm{~V}, \mathrm{p} \\
10 \mathrm{G} \Omega \| 5 \mathrm{pF} \\
1 \mu \mathrm{~A}, \max
\end{gathered}
\] & \[
\begin{gathered}
5000 \mathrm{~V}, \mathrm{p} \\
2000 \mathrm{~V}, \mathrm{p} \\
10 \mathrm{G} \Omega \| 3 \mathrm{pF} \\
1 \mu \mathrm{~A}, \max
\end{gathered}
\] \\
\hline \multicolumn{3}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
Vout at \(\pm 3 \mathrm{~mA}\) to \(\pm 30 \mathrm{~mA}\) Load \\
Operating Current total of both outputs \\
Safe Nondestructive Current at \(25^{\circ} \mathrm{C}\) \\
Sensitivity to Input Voltage \\
Load Regulation \\
Ripple Voltage at \(\pm 3 \mathrm{~mA}\) Load \\
Ripple Voltage at \(\pm 30 \mathrm{~mA}\) Load \\
Balance of \(+V\) and \(-V\) at \(+1=-1\)
\end{tabular} & \multicolumn{2}{|l|}{\(\pm\) VIN with \(\pm 1 \mathrm{~V}\) tolerance
\(60 \mathrm{~mA}, \max\)
\(120 \mathrm{~mA}, \max\)
\(108 \mathrm{~V} / \mathrm{V}\)
\(35 \mathrm{mV} / \mathrm{mA}\)
\(\pm 15 \mathrm{mV}\), peak
\(\pm 80 \mathrm{mV}\), peak max
\(\pm 20 \mathrm{mV}\)} \\
\hline \multicolumn{3}{|l|}{TEMPERATURE RANGE} \\
\hline Operatıng Storage & \[
\begin{aligned}
& -25^{\circ} \mathrm{C} \\
& -55^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& +85^{\circ} \mathrm{C} \\
& +125^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTES.
1 Derate to 16 V max between \(+\mathrm{V}_{\text {IN }}\) and \(-\mathrm{V}_{\text {IN }}\) above \(70^{\circ} \mathrm{C}\)
2 A medical grade unit is available which is \(100 \%\) screened to Patient Connected Circuit requirements for the leakage current ; par. 27.5 and dielectric withstand voltage (par 3111 , of UL544 Specify 700M or 700UM.


NOTE: Leads in true position within \(.015^{\prime \prime}(.38 \mathrm{~mm}) R\) at MMC at seating plane.

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{ DIM } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX \\
\hline A & 1075 & 1135 & 2731 & 2883 \\
\hline B & 1075 & 1135 & 2731 & 2883 \\
\hline C & 350 & 410 & 889 & 1041 \\
\hline D & 038 & 042 & 097 & 107 \\
\hline G & 200 BASIC & 508 BASIC \\
\hline H & \multicolumn{2}{|c|}{212} & 312 & 538 & 792 \\
\hline K & .170 & 350 & 432 & 889 \\
\hline L & \multicolumn{2}{|c|}{800 BASIC } & 2032 BASIC \\
\hline P & 100 BASIC & 254 BASIC \\
\hline A & 112 & 212 & 284 & 538 \\
\hline
\end{tabular}

Material: Black epoxy
Weight: \(22.67 \mathrm{gm}(0.80 \mathrm{oz})\)
Grid: 2.50 mm ( \(0.10^{\prime \prime}\) )
NOTE: Input and Output circuits have separate shields.


FIGURE 1. Load Regulation.


FIGURE 2. Temperature Drift.


FIGURE 3. Short Circuit Protection.
- For one output with constant 15 mA
load and varying current on other output
(A minimum load of 3 mA is recommended for each output

\section*{USE WITH ISOLATION AMPLIFIERS:}

When the Model 700/700U is used with isolation amplifiers such as the Burr-Brown 3650 and 3652 special attention should be given to current ratings to avoid over designing. Since the isolation amplifiers do not draw maximum current simultaneously from the \(\mathrm{V}+\) and V -

Model 700/700U terminals, it is possible to drive more isolation amplifiers per Model 700/700 U than one might initially expect. The Model \(700 / 700 \mathrm{U}\) is capable of providing a total output current of 60 mA balanced or unbalanced between the two outputs. A minimum load of 3 mA is recommended for each output.

\title{
QUAD-ISOLATED DC-TO-DC CONVERTER
}

\section*{FEATURES}
- FOUR ISOLATED \(\pm 10 V O C\) to \(\pm 18 V D C\) OUTPUTS
- DRIVES FOUR 3650/3652 ISOLATION AMPS
- HIGH BREAKDOWN VOLTAGE, 22OOVDC TEST
- LOW LEAKAGE CAPACITANCE, 8pF
- LOW LEAKAGE CURRENT, 1 14 A @ 240V/60Hz
- LOW COST PER ISOLATED ChaNNEL

\section*{APPLICATIONS}
- INDUSTRIAL PROCESS CONTROL
- TEST EQUIPMENT
- DATA ACQUISITION SYSTEMS

\section*{DESCRIPTION}

The Model 710 converts a single 10VDC to 18VDC input into four dual-isolated outputs of the same value as the input voltage. The converter is capable of providing a total of 76 mA at rated output voltage accuracy and can provide isolated power to four independently isolated 3650/3652 optically-coupled isolation amplifiers with the entire assembly mounted on one \(5^{\prime \prime} \times 7^{\prime \prime}\) card.
Extensive use is made of hybrid integrated circuits to reduce size and cost. A self-contained frequency stable 130 kHz oscillator drives switching circuitry which is designed to minimize the common problem of spiking due to transformer saturation.

\section*{DESCRIPTION}

\section*{OUTPUT CURRENT RATINGS}

The Model 710 is capable of providing a total of 76 mA of output current divided among its eight outputs. The maximum current available from any one output is shown in Figure 9. A minimum average current of 3 mA is recommended for each output in order to maintain output voltage accuracy. Thus, the current may be balanced (such as +9.5 mA and -9.5 mA ) or unbalanced (such as +16 mA and -3 mA ). The best output voltage accuracy will be obtained under balanced conditions.
Channels may be connected in series or parallel for higher voltage or current. For parallel operation connection of channel 1 to 2 or channel 3 to 4 will result in lowest ripple.
In some cases the 710 may drive larger loads than would be apparent from a cursory examination of the specifications. For example, see Figures 1 and 2. The most total current drawn from the pair of \(+V_{o}\) and \(-V_{o}\) output is \(I_{\text {max }}+I_{Q}\left(\right.\) not \(\left.2 \times I_{m a x}\right)\). For the 3650 this is a maximum of \(12 \mathrm{~mA}+1.2 \mathrm{~mA}=13.2 \mathrm{~mA}\) (instead of 24 mA ).


FIGURE 1. Typical Connection


FIGURE 2. Waveforms

\section*{ISOLATION VOLTAGE RATINGS}

It is important that the user understand the significance of the continuous derated isolation voltage specification and its relationship to the actual test voltage applied to the unit. Since a "continuous" test is impractical in a product manufacturing situation (implies infinite test duration) it is generally accepted practice to perform a production test at a higher voltage (i.e., higher than the continuous rating) for some shorter length of time.
The important consideration is then "what is the relationship between actual test conditions and the continuous derated minimum specification?" There are several rules of thumb used throughout the industry to establish this relationship. Burr-Brown has chosen a very conservative one: \(\mathrm{V}_{\text {test }}=\left(2 \times \mathrm{V}_{\text {contunuous rating }}\right)+1000 \mathrm{~V}\). This relationship is appropriate for conditions where the system transient voltages are not well defined.* Where the real voltages are well defined or where the isolation voltage is not continuous the user may choose to use a less conservative derating to establish a specification from the test voltage.
* Reference National Electrical Manufacturers Association (NEMA) Standards Parts ICS I-109 and ICS I-111.

\section*{SHORT CIRCUIT PROTECTION}

The circuit in Figure 3 may be added to the input of the 710 in order to protect it from damage in situations where too much current is demanded from the outputs - such as a short circuit from an output to its common. The circuit limits the input current to approximately 100 mA for an input voltage of 15VDC (for \(\beta\) of 2 N 2219 of 50 ).


FIGURE 3. Short Circuit Protection

\section*{SPECIFICATIONS}

Typical at \(25^{\circ} \mathrm{C}\) with 15 V supply unless otherwise noted.
\begin{tabular}{|c|c|}
\hline MODEL & 710 \\
\hline \begin{tabular}{l}
INPUT \\
Voltage Range \({ }^{(1)(2)}\) \\
Current at I otal Output Current of 24 mA Current at Total Output Current of \(\mathbf{7 6 m A}\) Ripple at Total Output Current of 24 mA Ripple at Total Output Current of 76 mA
\end{tabular} & 10 V to 18 V 40 mA 100 mA , max. 15 mA , peak 40 mA , peak \\
\hline \begin{tabular}{l}
ISOLATION" \\
Voltage, Test, 5 sec . \({ }^{(4)}\) \\
Voltage, Continuous, derated, minımum \({ }^{(4)}\) \\
Impedance \\
Leakage Current at \(240 \mathrm{~V} / 60 \mathrm{~Hz}\)
\end{tabular} & \begin{tabular}{l}
2200 V , rms at \(\mathbf{6 0 H z}\) 600 V , rms AC, 1000 VDC \\
\(10 \mathrm{G} \Omega \| 8 \mathrm{pF}\) \\
\(1 \mu \mathrm{~A}, \max\)
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT \\
Voltage Accuracy \({ }^{(4)}\) \\
Current for Rated Accuracy Total of all currents \\
Any one output \\
Total Safe Nondestructive Current at \(25^{\circ} \mathrm{C}\) \\
Sensitivity to Input Voltage \\
Load Regulation \({ }^{\text {(6) }}\) \\
Ripple Voltage at \(\pm 3 \mathrm{~mA}\) Load \\
Ripple Voltage at \(\pm 95 \mathrm{~mA}\) Load \\
Balance of \(+V\) and \(-V\) at \(+I=-I\) \\
\(\Delta \mathrm{V}_{\text {out }}\) vs Temperature \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
\end{tabular} & \begin{tabular}{l}
See Figure 8 \\
76 mA , max \\
60 mA , max \\
1200 mA , max \\
\(1.08 \mathrm{~V} / \mathrm{V}\) \\
\(75 \mathrm{mV} / \mathrm{mA}\) \\
\(\pm 25 \mathrm{mV}\), peak \\
\(\pm 80 \mathrm{mV}\), peak max
\[
\begin{gathered}
\pm 20 \mathrm{mV} \\
3.0 \%
\end{gathered}
\]
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Operatıng Storage
\end{tabular} & \[
\begin{gathered}
-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+110^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline - . & \\
\hline
\end{tabular}


NOTES \(\begin{aligned} & \text { I. Derate to } 16 \mathrm{~V} \text { max between }+V_{\text {IN }} \text { and }-V_{\text {IN }} \text { above } 70^{\circ} \mathrm{C} \text {. } \\ & 2 \text { Operation down to } 5 \mathrm{~V} \text { is }\end{aligned}\)
2 Operation down to 5 V is possible with reduced output current and accuracy.
3 Isolation specifications' are applicable to input to output isolation as well as channel to channel isolation.
4 See discussion on previous page; 2200 V , rms \(\simeq 3000 \mathrm{~V}\) peak.
5. A minımum output current of \(\pm 3 \mathrm{~mA}\) per channel is recommended to maintain output voltage accuracy.

6 Load regulation for one channel with other channels at \(\pm 9.5 \mathrm{~mA}\) load.


FIGURE 4. Functional Diagram


FIGURE 5. Typical Connection with Four 3650 Isolation Amplifiers.

\section*{TYPICAL PERFORMANCE CURVES}


\section*{DUAL ISOLATED DC/DC CONVERTER}

\section*{FEATURES}
- DUAL ISOLATED \(\pm 5 \mathrm{~V} T 0 \pm 16 \mathrm{~V}\) OUTPUTS
- HIGH BREAKDOWN VOLTAGE, 8OOOV TEST
- LOW LEAKAGE CURRENT, \(<1 \mu\) A AT \(240 \mathrm{~V} / 60 \mathrm{~Hz}\)
- LOW COST PER ISOLATED CHANNEL
- SMALL SIZE, \(27.9 \mathrm{~mm} \times 27.9 \mathrm{~mm} \times 7.6 \mathrm{~mm}\) (1.1" x \(\left.1.1^{\prime \prime} \times 0.3^{\prime \prime}\right)\)

\section*{APPLICATIONS}
- MEDICAL EQUIPMENT
- INDUSTRIAL PROCESS CONTROL
- test equipment
- DATA ACQUISITION SYSTEMS
- nuCLEAR Instrumentation


\section*{DESCRIPTION}

The 722 converts a single 5VDC to 16VDC input into a pair of bipolar output voltages of the same value as the input voltage. The converter is capable of providing a total output current of 64 mA at rated voltage accuracy and up to 200 mA without damage. The two output channels are isolated from the input and from each other. They may be connected independently, in series for higher output voltage or in parallel for higher output current, as a single channel isolated DC/DC converter.

Integrated circuit construction of the 722 reduces size and cost. High isolation breakdown voltages and low leakage currents are assured by special design and construction which includes use of a high dielectric strength, low leakage coating used on the internal assembly.
A self-contained 900 kHz oscillator drives switching circuitry which is designed to eliminate the common problem of input current spiking due to transformer saturation or crossover switching.

\section*{DISCUSSION}

\section*{OUTPUT CURRENT RATINGS}

At rated output voltage accuracy, the 722 is capable of providing 64 mA divided among its four outputs \({ }^{(1)}\). A minimum average output current of 3 mA is recommended at each output to maintain voltage accuracy.
Output channels \({ }^{(2)}\) may be connected in series or parallel for higher output voltage or current.

\section*{ISOLATION CONFIGURATIONS}

The fact that the two outputs of the 722 are isolated from the input and from each other allows both two-port and three-port isolation connections.
Figure 1 shows Burr-Brown's 3650 Optically Coupled Isolation Amplifier connected in three-port configuration. One of the 722 channels provides power to the 3650's input. The other channel supplies power to the 3650's output. The amplifier's input and output are isolated from each other and the system's power supply common. In this configuration the 722's channel-tochannel isolation specification applies to the amplifier input-to-output voltage.

Figure 3 illustrates how the 722 may provide isolated input power to the input stage of two 3650 's connected in the two-port configuration. Power for the output stage is provided by the system +15 V and -15 V supplies. Input stages are isolated from each other and from the system supply. In this situation the 722 's input-to-output isolation specification applies to the amplifiers' input-tooutput voltages while the channel-to-channel 722 specification applies to the voltage existing between "I/P Com \# 1" and "I/P Com \# 2."
(1) "output" denotes a single output terminal ( +V or -V ) and its associated common (2) "channel" denotes a pair of outputs ( +V and -V ) and their associated common


FIGURE 1. Three-Port Isolation

MECHANICAL


FIGURE 2. Short Circuit Protection


FIGURE 3. Two-Port Isolation with two 3650's.

SPECIFICATIONS
ELECTRICAL
Specifications at \(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=15 \mathrm{VDC}, \mathrm{C}=0.47 \mu \mathrm{~F}, \mathrm{R}_{1}\) Selected per Typical Performance Curve.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{722} & \multicolumn{3}{|c|}{722BG} & \multicolumn{3}{|c|}{'722MG} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{12}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
Rated Input Voltage Input Voltage Range \({ }^{(4)}\) Input Current \\
Input Ripple \({ }^{(2)}\)
\end{tabular} & \begin{tabular}{l}
Total output current \(=12 \mathrm{~mA}\) \\
Total ouput current \(=64 \mathrm{~mA}\) \\
Total output current \(=64 \mathrm{~mA}\) at \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\) \\
Total output current \(=160 \mathrm{~mA}\) \\
Total output current \(=12 \mathrm{~mA}\) \\
Total output current \(=64 \mathrm{~mA}\) \\
Total output current \(=160 \mathrm{~mA}\)
\end{tabular} & 5 & \[
\begin{gathered}
15 \\
50 \\
105 \\
120 \\
- \\
3 \\
6 \\
-
\end{gathered}
\] & \[
\begin{array}{r}
16 \\
120
\end{array}
\] & * & \[
225
\]
\[
12
\] & \[
275
\] & * &  &  & \begin{tabular}{l}
VDC \\
VDC \\
mA \\
mA \\
mA \\
mA \\
mA, pk \\
mA,pk \\
mA,pk
\end{tabular} \\
\hline \multicolumn{12}{|l|}{ISOLATION} \\
\hline \begin{tabular}{l}
Test Voltages \\
Rated Voltages \\
Isolation Impedance Leakage Current \({ }^{(3)}\)
\end{tabular} & \begin{tabular}{l}
Input-to-output, 5 seconds, min Input-to-output, 1 minute, min \\
Channel-to-channel, 5 seconds, min Input-to-output, contınuous Channel-to-channel, continuous Input-to-output Input-to-output, \(240 \mathrm{~V}, 60 \mathrm{~Hz}\)
\end{tabular} & , & \(10 \| 6\) & \[
\begin{gathered}
8000 \\
- \\
5000 \\
3500 \\
2000 \\
1
\end{gathered}
\] & * & * &  & & * & \[
2500
\] & \[
\begin{gathered}
\mathrm{V}, \mathrm{pk} \\
\mathrm{~V}, \mathrm{rms} \\
\mathrm{~V}, \mathrm{pk} \\
\mathrm{~V} \\
\mathrm{~V} \\
\mathrm{G} \Omega \| \mathrm{pF} \\
\mu \mathrm{~A}
\end{gathered}
\] \\
\hline \multicolumn{12}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
Rated Output Voltages \({ }^{(4)}\) \\
Output Current \\
Load Regulation Ripple Voltage \\
Tracking Error between Dual Outputs Sensitivity to Input Voltage Changes Output Voltage Temperature Coefficient
\end{tabular} & \begin{tabular}{l}
\(I_{\text {LOAD }}=3 \mathrm{~mA}\) per output \\
\(I_{\text {LOAD }}=16 \mathrm{~mA}\) per output \\
\(I_{\text {LOAD }}=40 \mathrm{~mA}\) per output \\
Total of all outputs \\
Any one output \({ }^{(5)}\) \\
\(\mathrm{I}_{\text {LOAD }}=3 \mathrm{~mA}\) per output \\
LIOAD \(=16 \mathrm{~mA}\) per output \\
\(I_{\text {LOAD }}=40 \mathrm{~mA}\) per output \\
Balanced loads \\
\(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {SPECification range }}\)
\end{tabular} & \[
\begin{gathered}
154 \\
143 \\
- \\
3
\end{gathered}
\] & \[
\begin{gathered}
\text { Note } 5 \\
15 \\
35 \\
- \\
\pm 100 \\
\\
113 \\
\pm 002
\end{gathered}
\] & \[
\begin{gathered}
162 \\
162 \\
- \\
200 \\
100 \\
100
\end{gathered}
\] & \[
137
\] & \begin{tabular}{l}
14.2 \\
50
\end{tabular} & \[
16.2
\] &  &  &  & \begin{tabular}{l}
VDC \\
VDC \\
VDC \\
mA \\
mA \\
mV,pk \\
mV,pk \\
mV,pk \\
mVDC \\
V/V
\(\% /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \multicolumn{12}{|l|}{TEMPERATURE} \\
\hline \begin{tabular}{l}
Specification \\
Storage Junction Temperature
\end{tabular} & \begin{tabular}{l}
LIOAD \(\leq 16 \mathrm{~mA}\) per output \\
lload \(\leq 40 \mathrm{~mA}\) per output
\end{tabular} & \[
\begin{aligned}
& -25 \\
& -25 \\
& -55
\end{aligned}
\] & & \[
\begin{array}{r}
+85 \\
+60 \\
+125 \\
+125
\end{array}
\] & * & & * & * & & * & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
*Specifications same as 722
NOTES: (1) For ambient temperature above \(+70^{\circ} \mathrm{C}\) the input voltage is 125 V (max ) The input voltage remains 16 V (max.) if case temperature is kept below \(+85^{\circ} \mathrm{C}\). (2) External capacitor across " \(P+\) " to " \(V-\) " pins and \(12^{\prime \prime}\) of \# 24 wire to \(V_{I N}\) (3) Reference UL544, paragraph 275 , Leakage Current (4) See "Typical Performance Curves." (5) A minımum output current of 3 mA at each output is recommended to maintain output voltage accuracy.

\section*{INSTALLATION AND OPERATING INSTRUCTIONS}

Typical application connections for the 722 are shown in Figures 1 and 3. Primary power ( \(\mathrm{V}_{\mathrm{IN}}\) ) is applied at the " \(\mathrm{P}+\) " and " \(\mathrm{V}-\) " terminals. The common or ground for \(\mathrm{V}_{\text {IN }}\) may be connected to either " \(\mathrm{P}+\) " or " \(\mathrm{V}-\) "; the only requirement is that " \(\mathrm{P}+\) " and " \(\mathrm{V}+\) " must be positive with respect to "V—."
Power for the internal oscillator and switch drivers is derived from the primary power by a voltage dropping resistor \(R_{1}\). The value of \(R_{1}\) as a function of \(V_{\text {IN }}\) is shown in the Typical Performance Curves section. Alternately, voltage for the "V+" terminal may be obtained from a separate source. "V + " should be +5 V to +7.5 V positive with respect to "V-." If a separate source is used, the "V+" input must be applied before the " \(\mathrm{P}+\) " input to
avoid possible damage to the unit. "P+" and "V+" must remain positive with respect to " \(\mathrm{V}-\) " at all times (including transients). If necessary, diode clamps should be put across these inputs.
The " \(E\) " pin enables the converter when connected to "V+" and disables it when connected to "V-."
An external capacitor, " C ," \((0.47 \mu \mathrm{~F}\) cermanic) is used to reduce input ripple. It should be connected as close to the " \(\mathrm{P}+\) " and " V -" pins as practical. Input leads to these terminals should also be kept as short as possible. Since the 722 is not internally shielded, external shielding may be appropriate in applications where RFI at the 900 kHz nominal oscillator frequency is a problem.
Each output is filtered with an internal \(0.22 \mu \mathrm{~F}\) capacitor. Output ripple voltage can be reduced below the specified value by adding external capacitors up to \(10 \mu \mathrm{~F}\) between each output and its common.

\section*{TYPICAL PERFORMANCE CURVES}

Specifications at \(T_{A}=+25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{IN}}=15 \mathrm{VDC} . \mathrm{C}=0.47 \mu \mathrm{~F}\). \(\mathrm{R}_{1}\) selected per typical performance curve.

SELECTION OF R \(\mathrm{R}_{1}\) OR EXTERNAL VOLTAGE V+ FOR MINIMUM INTERNAL POWER DISSIPATION
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & \multicolumn{3}{|l|}{Maximum Output Current From Any Single Output} \\
\hline & & <16mA & 16 mA to 30 mA & 30 mA \\
\hline \multirow{5}{*}{} & >13 & \(1.3 \mathrm{k} \Omega\) & \(820 \Omega\) & \(510 \Omega\) \\
\hline & \[
\begin{gathered}
11 \text { to } \\
13
\end{gathered}
\] & \(820 \Omega\) & \(510 \Omega\) & 200^ \\
\hline & \[
\begin{gathered}
9 \text { to } \\
11
\end{gathered}
\] & \(510 \Omega\) & \(200 \Omega\) & \(0 \Omega\) \\
\hline & \[
\begin{gathered}
8 \text { to } \\
9
\end{gathered}
\] & \(200 \Omega\) & \(0 \Omega\) & - \\
\hline & <8 & \(0 \Omega\) & - & - \\
\hline \multicolumn{2}{|r|}{\(+_{\text {ext }}\)} & 6.5 V & 7.5V & 9.0 V \\
\hline
\end{tabular}

MAXIMUM SAFE OPERATING TEMPERATURE VS. TOTAL




PARALLEL OUTPUT BALANCED



PARALLEL OUTPUT UNBALANCED LOAD REGULATION




NOTES (1) Using a \(104 \mathrm{~mm} \times 19 \mathrm{~mm} \times 16 \mathrm{~mm}\) alumınum strip mounted to the bottom of the case with heat sink compound (2) Total output current is the sum of the currents for each individual output

\section*{QUAD ISOLATED DC/DC CONVERTER}

\section*{FEATURES}
- QUAD ISOLATED \(\pm\) BV OUTPUTS
- HIGH BREAKDOWN VOLTAGE, 3OOOV TEST
- LOW LEAKAGE CURRENT, <1 1 A AT 240V/60Hz
- LOW COST PER ISOLATED CHANNEL
- SMALL SIZE, \(27.9 \mathrm{~mm} \times 27.9 \mathrm{~mm} \times 6.6 \mathrm{~mm}\) (1.1" x \(1.1^{\prime \prime} \times 0.26^{\prime \prime}\) )

\section*{APPLICATIONS}
- MEDICAL EQUIPMENT
- INDUSTRIAL PROCESS CONTROL
- TEST EQUIPMENT
- DATA ACQUISITION SYSTEMS
- nuCLEAR INSTRUMENTATION


\section*{DESCRIPTION}

The 724 converts a single 5VDC to 16 VDC input into four pairs of bipolar output voltages of approximately half the input voltage. The converter is capable of providing a total output current of 128 mA at rated voltage accuracy and up to 500 mA without damage. The four output channels are isolated from the input and from each other. They may be connected independently, in series for higher output voltage, or in parallel for higher output current as a single channel isolated DC/DC converter.

Integrated circuit construction of the 724 reduces size and cost. High isolation breakdown voltages and low leakage currents are assured by special design and construction which includes use of a high dielectric strength, low leakage coating used on the internal assembly.
A self-contained 800 kHz oscillator drives switching circuitry which is designed to eliminate the common problem of input current spiking due to transformer saturation or crossover switching.

\section*{ELECTRICAL SPECIFICATIONS}

At \(25^{\circ} \mathrm{C}\) with \(\mathrm{V}_{\mathrm{IN}}=15 \mathrm{~V}, \mathrm{R}_{1}=1.3 \mathrm{k} \Omega, \mathrm{C}=0.47 \mu \mathrm{~F}\) unless noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & CONDITIONS & MIN & TYP & MAX & UNHTS \\
\hline \multicolumn{6}{|l|}{INPUT} \\
\hline Input Voltage Input Current & & 5 & 15
50 & 16 & \[
\overline{\text { VDC }}
\] \\
\hline Input Current & \[
\Sigma \mathrm{l}_{\mathrm{OL} \cdot \mathrm{~T}}=128 \mathrm{~mA}, 25^{\circ} \mathrm{C}
\] & & 50
110 & 125 & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] \\
\hline & \(\Sigma \mathrm{I}_{\mathrm{OC} \cdot}=128 \mathrm{~mA}, 85^{\circ} \mathrm{C}\) & & 120 & & mA \\
\hline Input Ripple \({ }^{(1)(5)}\) & \(\Sigma \mathrm{I}_{0 \cdot 1}=24 \mathrm{~mA}, \mathrm{C}=0.47 \mu \mathrm{~F}\) & & 10 & & mA, pk \\
\hline & \(\Sigma \mathrm{I}_{\mathrm{OU} \cdot \mathrm{I}}=128 \mathrm{~mA}, \mathrm{C}=0.47 \mu \mathrm{~F}\) & & & 25 & mA, pk \\
\hline \multicolumn{6}{|l|}{ISOLATION} \\
\hline Test Voltage \({ }^{(2)}\) & Input-to-output, 5 sec min & & & 3000 & VDC \\
\hline & Channel-to-channel, 5 sec min & & & 3000 & VDC \\
\hline Rated Voltage \({ }^{(2)}\) & Input-to-output, continuous & & & 1000 & VDC \\
\hline & Channel-to-channel, continuous & & & 1000 & VDC \\
\hline Isolation Impedance & Input-to-output & & 10 || 6 & & \(\mathrm{G} \Omega \| \mathrm{pF}\) \\
\hline Leakage Current & Input-to-output, \(240 \mathrm{~V} / 60 \mathrm{~Hz}\) & & & 1.0 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{6}{|l|}{OUTPUT} \\
\hline Voltage \({ }^{(3)}\) & At 15 V input \(\mathrm{I}_{\mathrm{L}}=3 \mathrm{~mA}\) & 8.0 & 8.5 & 9.0 & V \\
\hline & \(\mathrm{I}_{1}=16 \mathrm{~mA}\) & 7.5 & 7.9 & 8.3 & V \\
\hline \multirow[t]{3}{*}{Current for Rated Voltage} & & & & & \\
\hline & Total of all outputs & & & 128 & mA \\
\hline & Any one output \({ }^{(4)}\) & 3 & & & mA \\
\hline Total Safe & & & & & \\
\hline Nondestructive Current & Total of all outputs & & & 500 & mA \\
\hline & Any one output & & & 200 & mA \\
\hline Load Regulation \({ }^{(3)}\) & & & Note 4 & & \\
\hline Ripple Voltage \({ }^{(5)}\) & \(\mathrm{I}_{1}=3 \mathrm{~mA}\) & & 35 & & \(\mathrm{mV}, \mathrm{pk}\) \\
\hline & \(\mathrm{I}_{1}=16 \mathrm{~mA}\) & & & 200 & \(\mathrm{mV}, \mathrm{pk}\) \\
\hline Difference of \(+\mathrm{V}_{0}\) and \(-\mathrm{V}_{0}\) & \(+I_{1}=-I_{1}\) & & \(\pm 30\) & & mV \\
\hline Sensitivity to Input Voltage Change & & & 0.63 & & \(\mathbf{V} / \mathbf{V}\) \\
\hline Output Voltage Change & & & & & \\
\hline Over Temperature & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & & 2 & & \% \\
\hline \multicolumn{6}{|l|}{TEMPERATURE RANGE} \\
\hline Operating & & -25 & & +85 & "C \\
\hline Storage & & -55 & & +125 & "C \\
\hline
\end{tabular}

NOTES
1. \(047 \mu \mathrm{~F}\) external capacitor across "P+" to "V-" pins and 12" of \# 24 wire to \(\mathrm{V}_{\mathrm{IN}}\).

2 See "Isolation Voltage Ratıngs" on preceding page The input to output and channel to channel continuous AC rating is 700 V . rms.
3. See "Typical Performance Curves."
4. A minimum output current of 3 mA at each output is recommended to maintain output voltage accuracy.
5. Test bandwidth 10 MHz , max


\section*{DISCUSSION}

\section*{OUTPUT CURRENT RATINGS}

At rated output voltage accuracy, the 724 is capable of providing 128 mA divided among its eight outputs \({ }^{(1)}\). A minimum average output current of 3 mA is recommended at each output to maintain voltage accuracy.
Output channels \({ }^{(2)}\) may be connected in series or parallel for higher output voltage or current.

\section*{ISOLATION CONFIGURATIONS}

The fact that the four outputs of the 724 are isolated from the input and from each other allows both two-port and three-port isolation connections.
Figure 1 shows two of Burr-Brown's 3650 Optically Coupled Isolation Amplifiers connected in three-port configuration. Two of the 724 channels provide power to the 3650's inputs. The other channels supply power to both 3650's outputs. Each amplifier's input and output are isolated from each other and the system's power supply common. Isolation specification applies to the amplifier input-to-output voltage isolation specification.
Figure 2 illustrates how the 724 may provide isolated input power to the input stage of four 3650's connected in the two-port configuration. Power for the four output stages is provided by the system +15VDC and -15VDC supplies. Input stages are isolated from each other and from the system supply. In this situation the 724's isolation specification applies to the amplifier's input-tooutput voltage and to the voltage existing between any two I/P COM terminals.


FIGURE 1. Three-Port Isolation.

\section*{ISOLATION VOLTAGE RATINGS}

Since a "continuous" test is impractical in a product manufacturing situation (implies infinite test duration) it is generally accepted practice to perform a production test at a higher voltage (i.e., higher than the continuous rating) for some shorter length of time.
The important consideration is then "what is the
relationship between actual test conditions and the continuous derated maximum specification?" There are several rules of thumb used throughout the industry to establish this relationship. Burr-Brown has chosen a very conservative one: \(\mathrm{V}_{\text {tet }}=\left(2 \times \mathrm{V}_{\text {continuous rating }}\right)+1000 \mathrm{~V}\). This relationship is appropriate for conditions where the system transient voltages are not well defined. \({ }^{(3)}\) Where the real voltages are well defined or where the isolation voltage is not contizuous the user may choose to use a less conservative derating to establish a specification from the test voltage.


FIGURE 2. Two-Port Isolation with Four 3650's.

\section*{SHORT CIRCUIT PROTECTION}

The circuit in Figure 3 may be added to the input of the 724 to protect it from damage in situations where too much current is demanded from the outputs - such as a short circuit from an output to its common. The circuit limits input current to approximately 150 mA for an input voltage of 15VDC (for \(\beta\) of 2 N 2219 of 50 ).


FIGURE 3. Short Circuit Protection.

\footnotetext{
(1) "output" denotes a single output terminal ( +V or -V ) and its associated common (2) "channel" denotes a pair of outputs ( +V and -V ) and their associated common (3) Reference National Electrical Manufacturers Association (NEMA) Standards Parts ICS I-109 and ICS I-1II
}

\section*{INSTALLATION AND OPERATING INSTRUCTIONS}

Typical application connections for the 724 are shown in Figures 1 and 2. Primary power ( \(\mathrm{V}_{\mathrm{IN}}\) ) is applied at the " \(\mathrm{P}+\) " and " \(\mathrm{V}-\) " terminals. The common or ground for \(\mathrm{V}_{\text {IN }}\) may be connected to either "P+" or "V-"; the only requirement is that " \(\mathrm{P}+\) " and " \(\mathrm{V}+\) " must be positive with respect to "V-."
Power for the internal oscillator and switch drivers is derived from the primary power by a voltage dropping resistor \(R_{1}\). The value of \(R_{1}\) as a function of \(V_{I N}\) is shown in the "Typical Performance Curves" section. Alternately, voltage for the "V+" terminal may be obtained from a separate source. " \(V+\) " should be +5VDC to \(+7.5 V D C\) positive with respect to "V-." If a separate source is used, the \(V+\) input must be applied before the
" \(\mathrm{P}+\) " input to avoid possible damage to the unit. \(\mathrm{P}+\) and \(\mathrm{V}+\) must remain positive with respect to V - at all times (including transients). If necessary, diode clamps should be put across these inputs.
The "E" pin enables the converter when connected to " \(\mathrm{V}+\) " and disables it when connected to " V -."
An external capacitor, " C ", \((0.47 \mu \mathrm{~F}\) ceramic) is used to reduce input ripple. It should be connected as close to the "P+" and "V-" pins as practical. Input leads to these terminals should also be kept as short as possible. Since the 724 is not internally shielded, external shielding may be appropriate in applications where RFI at the 800 kHz nominal oscillator frequency is a problem.
Each output is filtered with an internal \(0.047 \mu \mathrm{~F}\) capacitor. Output ripple voltage can be reduced below the specified value by adding external capacitors up to \(10 \mu \mathrm{~F}\) between each output and its common.

\title{
TYPICAL PERFORMANCE CURVES
}



\section*{Optically-Coupled Linear ISOLATION AMPLIFIERS}

\section*{FEATURES}
```

- BALANCED INPUT
- LARGE COMMON-MODE VOLTAGES
$\pm 2000 \mathrm{~V}$ Continuous
140dB Rejection

```
- Ultra low leakage
\(0.35 \mu \mathrm{~A}\) max at \(240 \mathrm{~V} / 60 \mathrm{~Hz}\)
1.8pF Leakage Capacitance
- EXCELLENT GAIN ACCURACY 0.05\% Linearity \(0.05 \% / 1000\) Hours Stability
- WIDE BANDWIDTH
\(15 \mathrm{kHz} \pm 3 \mathrm{~dB}\)
\(1.2 \mathrm{~V} / \mu \mathrm{sec}\) Slew Rate

\section*{DESCRIPTION}

I he 3650 and 3652 are optically coupled integrated cricuit solation amplifers. Prior to ther introductoon commercially atalable sotation amplifers had been modular or rack mounted devices using transtormer coupled modulation demodulation techmiques. Compared to these earlier solation amplifiers the 3650 and 3652 have the advantage of smaller ste.

\section*{APPLICATIONS \\ - INDUSTRIAL PROCESS CONTROL \\ - DATA ACQUISITION \\ - INTERFACE ELEMENT \\ - BIOMEDICAL MEASUREMENTS \\ - patient monitoring \\ - TEST EQUIPMENT \\ - CURRENT SHUNT MEASUREMENT \\ - GROUND-LOOP ELIMINATION \\ - SCR CONTROLS}


SPECIFICATIONS

\section*{ELECTRICAL}

Typical at \(25^{\circ} \mathrm{C}\) and \(\pm 15 \mathrm{VDC}\) supply voltages unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|}
\hline MODEL & 3650MG/HG \({ }^{11}\) & 3650JG & 3650KG & 3652MG/HG(1) & 3652JG \\
\hline \multicolumn{6}{|l|}{ISOLATION} \\
\hline \begin{tabular}{l}
Isolation Voltage \\
Rated Contınuous, (mın) Test Voltage, (min) 10sec duration
\end{tabular} & \multicolumn{5}{|c|}{\[
\begin{aligned}
& 2000 \mathrm{Vp} \text { or VDC } \\
& 5000 \mathrm{Vp}
\end{aligned}
\]} \\
\hline \begin{tabular}{l}
Isolation-Mode Rejection, \(\mathrm{G}=10\) DC \\
\(60 \mathrm{~Hz}, 5000 \Omega\) source unbalance \\
Leakage Current, \(240 \mathrm{~V} / 60 \mathrm{~Hz}\) \\
Isolation Impedance \\
Capacitance \\
Resistance
\end{tabular} & \multicolumn{5}{|c|}{140 dB
120 dB
\(0.35 \mu \mathrm{~A}, \max\)
18 pF
\(10^{12} \Omega\)} \\
\hline \multicolumn{6}{|l|}{GAIN} \\
\hline Gaın Equatıon for current sources for voltage sources & \multicolumn{3}{|c|}{\[
\begin{gathered}
\mathrm{G}_{1}=106 \mathrm{Volt} / \mathrm{Amp} \\
\mathrm{G}_{\mathrm{v}^{\prime}}=\frac{106}{\mathrm{R}_{\mathrm{G} 1}+\mathrm{R}_{\mathrm{G} 2}+\mathrm{R}_{\mathrm{IN}}} \mathrm{~V} / \mathrm{V}
\end{gathered}
\]} & \multicolumn{2}{|l|}{\[
\begin{aligned}
\mathrm{G}_{1}= & 10057 \times 106 \mathrm{Volt} / \mathrm{Amp}^{(2)} \\
& \frac{106}{\mathrm{R}_{\mathrm{G} 1}+\mathrm{R}_{\mathrm{G} 2}+\mathrm{R}_{\mathrm{IN}}+\mathrm{R}_{\mathrm{O}}} \mathrm{~V} / \mathrm{V}
\end{aligned}
\]} \\
\hline Input Resistance, Rin, max Buffer Output Impedance, Ro Gain Equation Error, max \({ }^{(3)}\) Gain Nonlinearity Gain vs Temperature Gain vs Time & \multicolumn{3}{|l|}{\[
\]} & \(90 \Omega\)
\(1.5 \%(4)\)
\(\pm 005 \%\) typ \(\pm 02 \%\) max
\(300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}^{(4)}\)
\(\pm 005 \%\) & \[
\begin{aligned}
& \pm 30 \Omega \\
& 05 \%(4) \\
& \pm 005 \% \text { typ } \pm 01 \% \text { max } \\
& 200 \mathrm{ppm} /{ }^{\circ} \mathrm{C}^{(4)} \\
& 1000 \mathrm{hrs}
\end{aligned}
\] \\
\hline Frequency Response Slew Rate \(\pm 3 \mathrm{~dB}\) Frequency Settling Time to \(\pm 001 \%\) to \(\pm 0\) 1\% & \multicolumn{5}{|c|}{\[
\begin{gathered}
07 \mathrm{~V} / \mu \mathrm{sec} \mathrm{~min}, 12 \mathrm{~V} / \mu \mathrm{sec} \text { typ } \\
15 \mathrm{kHz} \\
\\
400 \mu \mathrm{sec} \\
200 \mu \mathrm{sec}
\end{gathered}
\]} \\
\hline \multicolumn{6}{|l|}{INPUT STAGE \({ }^{(5)}\)} \\
\hline \[
\begin{aligned}
& \text { Input Offset Voltage } \\
& \text { at } 25^{\circ} \mathrm{C} \text {, max(3) } \\
& \text { vs Temperature, max } \\
& \text { vs Supply } \\
& \text { vs Time }
\end{aligned}
\] & \[
\begin{gathered}
\pm 5 \mathrm{mV} \\
\pm 25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] & \[
\begin{gathered}
\pm 1 \mathrm{mV} \\
\pm 10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
100 \mu \mathrm{~V} / \mathrm{V} \\
50 \mu \mathrm{~V} / 1000 \text { hrs }
\end{gathered}
\] & \[
\begin{gathered}
\pm 05 \mathrm{mV} \\
\pm 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] & \[
\begin{array}{lr}
\quad \pm 5 \mathrm{mV} \\
& \\
\pm 50 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} & \\
& 100 \\
& 100 \mu \mathrm{~V} / 1
\end{array}
\] & \[
\begin{aligned}
& \quad \begin{array}{l} 
\pm 2 \mathrm{mV} \\
\mathrm{~V} / \mathrm{V} \\
000 \mathrm{hrs}
\end{array}
\end{aligned}
\] \\
\hline ```
Input Bias Current
    at \(25^{\circ} \mathrm{C}\)
    vs Temperature
    vs Supply
``` & & 10nA typ, 40nA max \(03 n A /{ }^{\circ} \mathrm{C}\) 0 2nA/V & & 10pA typ doubles e 1p & \[
\begin{aligned}
& 50 \mathrm{pA} \max \\
& \text { ery }+10^{\circ} \mathrm{C} \\
& N
\end{aligned}
\] \\
\hline Input Offset Current vs Temperature vs Supply & & effects included in output offset & & doubles & \(10^{\circ} \mathrm{C}\) /v \\
\hline Input Impedance Differential Common-mode & & \[
\begin{gathered}
\text { "RIN" }=25 \Omega \text { max } \\
109 \Omega
\end{gathered}
\] & & & \\
\hline \[
\begin{aligned}
& \text { Input Noise } \\
& \text { Voltage, } 005 \mathrm{~Hz} \text { to } 100 \mathrm{~Hz} \\
& \qquad 10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}
\end{aligned}
\] & & \[
\begin{aligned}
& 4 \mu V, \mathrm{p}-\mathrm{p} \\
& 4 \mu \mathrm{~V}, \mathrm{rms}
\end{aligned}
\] & & & \\
\hline Input Voltage Range Common-mode, linear operation, w/o damage, at + ,at \(+1,-1\) at +IR, -IR & & Not applicable (s) Not applicable (6) & & \[
\begin{array}{r} 
\pm \| \mathrm{V} \\
\pm \\
\pm 300 \mathrm{~V} \text { for } \\
\pm 3000 \mathrm{~V} \text { fo }
\end{array}
\] & \[
\begin{aligned}
& \mid-5) \\
& V \\
& 10 \mathrm{msec}^{(7)} \\
& r 10 \mathrm{msec}^{(7)}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Differential, w/o damage, at,+ - \\
Differentıal, w/o damage, at \(+\mathrm{I},-1\) \\
Differential, w/o damage, at +IR, -IR
\end{tabular} & & \begin{tabular}{l}
\[
\pm \mathrm{V}
\] \\
Not applicable Not applicable
\end{tabular} & & \[
\begin{array}{r} 
\pm \\
\pm 600 \mathrm{~V} \text { for } \\
\pm 6000 \mathrm{~V} \text { fo } \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& 10 \mathrm{msec} \\
& \mathrm{r} 10 \mathrm{msec}^{(7)}
\end{aligned}
\] \\
\hline Common-mode Rejection, 60 Hz & & dB at \(60 \mathrm{~Hz}, 5 \mathrm{k} \Omega\) ımbalance & & 80 dB at 60 Hz , & \(5 \mathrm{k} \Omega\) imbalance \\
\hline \begin{tabular}{l}
Power Supply IInput Stage Only) \\
Voltage (at " +V " and " -V " \\
Current \\
Quiescent with \(\pm 10 \mathrm{~V}\) output(7)
\end{tabular} & & \[
\begin{gathered}
\pm 8 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\
\pm 12 \mathrm{~mA} \mathrm{~A}^{(8)} \\
+65 \mathrm{~mA} \text { or }-65 \mathrm{~mA}, \text { typ } \\
+12 \mathrm{~mA} \text { or }-12 \mathrm{~mA}, \max
\end{gathered}
\] & & \[
\begin{array}{r} 
\pm 8 \mathrm{~V} \mathrm{t} \\
\pm 3 \mathrm{n} \\
+8.5 \mathrm{~mA} \text { or } \\
+16 \mathrm{~mA} \text { or }
\end{array}
\] & \[
\begin{aligned}
& 0 \pm 18 \mathrm{~V} \\
& \mathrm{nA}(8) \\
& -85 \mathrm{~mA}, \operatorname{typ} \\
& -16 \mathrm{~mA}, \max
\end{aligned}
\] \\
\hline
\end{tabular}

ELECTRICAL (cont)
\begin{tabular}{|c|c|c|c|c|c|}
\hline MODEL & 3650MG/HG \({ }^{11}\) & 3650JG & 3650KG & 3652MG/HG \({ }^{\text {(1) }}\) & 3652JG \\
\hline \multicolumn{6}{|l|}{OUTPUT STAGE} \\
\hline Output Voltage, min Output Current, min Output Offset Voltage at \(25^{\circ} \mathrm{C}\) max \({ }^{(3)}\) vs Temperature, max vs Supply vs Time & \[
\begin{gathered}
\pm 25 \mathrm{mV} \\
\pm 900 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] & \[
\begin{gathered}
\pm 10 \mathrm{~V} \\
\pm 5 \mathrm{~mA} \\
\\
\pm 10 \mathrm{mV} \\
\pm 450 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\pm 500 \mu \mathrm{~V} / \mathrm{V} \\
\pm 1 \mathrm{mV} / 1000 \mathrm{hrs}
\end{gathered}
\] & \[
\begin{gathered}
\pm 10 \mathrm{mV} \\
\pm 300 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] & \[
\begin{gathered}
\pm 25 \mathrm{mV} \\
\pm 900 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] & \[
\begin{gathered}
\pm 10 \mathrm{mV} \\
\pm 450 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline Output Noise Voltage 005 Hz to 100 Hz 10 Hz to 1 kHz & & \[
\begin{aligned}
& 50 \mu \mathrm{~V}, \mathrm{p}-\mathrm{p} \\
& 65 \mu \mathrm{~V}, \mathrm{rms}
\end{aligned}
\] & & & \\
\hline \begin{tabular}{l}
Power Supply Output Stage Only, \\
Voltage '" \(+\mathrm{V}_{\mathrm{cc}}\) " and "- \(\mathrm{V}_{\mathrm{cc}}\) ", \\
Current \\
Quiescent \\
with \(\pm 5\) mA output, max
\end{tabular} & & & \[
\begin{aligned}
& \pm 8 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\
& \mathrm{nA} \text { typ, } \pm 6 \mathrm{~mA} \\
& \pm 11 \mathrm{~mA}
\end{aligned}
\] & & \\
\hline \multicolumn{6}{|l|}{TEMPERATURE \({ }^{(9)}\)} \\
\hline Specification Operatıng Storage & \multicolumn{5}{|c|}{\(0^{\circ} \mathrm{C}\) to \(85^{\circ} \mathrm{C}\) \(-40^{\circ} \mathrm{C}\) to \(+100^{\circ} \mathrm{C}\) \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)} \\
\hline
\end{tabular}

NOTES. (1) All electrical and mechanical specifications of the 3650 MG and 3652 MG are identical to the 3650 HG and 3652 HG , respectively, except that the following specifications apply to the 3650 MG and 3652 MG : (a) isolation test voltage duration increased from 10 sec mınımum to 60 sec minımum, (b) Input offset voltage at \(25^{\circ} \mathrm{C}\) max. \(\pm 10 \mathrm{mV}\); vs temp max: \(\pm 100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\), (c) Output offset voltage at \(25^{\circ} \mathrm{C}\) max: \(\pm 50 \mathrm{mV}\); vs temp max \(\pm 1.8 \mathrm{mV} /{ }^{\circ} \mathrm{C} \quad\) (2) If used as 3650 , see Installation and Operating Instructions (3) Trimmable to zero. (4) Gain error terms specified for inputs applied through buffer amplifiers (i e., \(\pm 1\) or \(\pm\) IR pins) (5) Input stage specificatıons at \(+I\) and -1 inputs for 3652 unless otherwise noted (6) Maximum safe input current at either input is 10 mA (7) Continuous rating is \(1 / 3\) pulse ratıng (8) Load current is drawn from one supply lead at a tıme; other supply current at quiescent level. For 3652 add \(02 \mathrm{~mA} / \mathrm{V}\) of positive CMV (9) \(\mathrm{d} / \mathrm{T} / \mathrm{dt}>1^{\circ} \mathrm{C} / \mathrm{mınute}\) below \(0^{\circ} \mathrm{C}\), and long-term storage above \(100^{\circ} \mathrm{C}\) is not recommended. Also limit the repeated thermal cycles to be within the \(0^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) temperature range


\section*{TYPICAL PERFORMANCE CURVES}

Typical at \(25^{\circ} \mathrm{C}\) and +15 VDC power supplies unless otherwise noted


\section*{DEFINITIONS}

\section*{ISOLATION-MODE VOLTAGE, VISO}

I he solation-mode voltage s the voltage wheh appears across the solation barrier. i.e.. between the input common and the output common. (See Figure 1.)
I wo isolation voltages are given in the electrical specificattons: "rated continuous" and "test voltage" Since it is impractical on a production bass to test a "continuous" woltage (infinite test time is implied). it is generally accepted practice to test at a significantly higher voltage tol some reasonable length of time. For the 3650 and the 3652 the "test voltage" is equal to 1000 V plus tho times the "rated continuous" voltage. I hus. for a continuous tating of 2000 V each unit is tested at 50000 V .


F IGit RII Illustration of loolation-mode and Commonmode Specilications

\section*{COMMON-MODE VOLTAGE, VCM}

The common-mode voltage is the voltage midway between the two inputs of the amplifier measured with respect to input common. It is the algebraic average of the voltage applied at the amplifiers'input terminals. In the circuit in Figure \(5 .\left(\mathrm{V}_{+}+\mathrm{V}_{-}\right) 2=\mathrm{V}_{\text {(1. }}\) ( Note: Many applications involve a large system "common-mode voltage." Usually in such cases the term defined here as " \(V_{c}\) " is negligible and the system "common-mode voltage" is applied to the amplifier as " \(\mathrm{V}_{\text {ISO }}\) " in Figure 1.)

\section*{ISOLATION-MODE REJECTION}

I he solation-mode rejection is defined by the equation in Figure 1. The isolation-mode rejection is not infinite because there is some leakage across the isolation barrer due to the isolation resistance and capacitance.

\section*{NONLINEARITY}

Vonlinearity is spectied to be the peak devation from a best stranghtline. expressed as a percent of peah-to-peah full scale output (1.e.. \(\pm 10 \mathrm{mV}\) at \(20 \mathrm{~V} p-\mathrm{p} \approx 0.05^{\prime}\) ().

\section*{THEORY OF OPERATION}

Prior to the introduction of the 3650 tamily optical solation had not been practical in linear circuits. A single LED and photodiode combination, while useful in a wide range of digital solation applications. has fundamental limıtations-prımarily nonlinearity and instability as a function of time and temperature.
The 3650 and 3652 use a unique technique to overcome the limitations of the single LED and photodiode isolator. Figure 2 is an elementary equivalent circuit for the 3650 which can be used to understand the basic operation without consideration the cluttering details of offset adjustment and biasing for bipolar operation.


FIGURE 2. Simplified Equivalent Circuit of Linear Isolator.

Two matched photodiodes are used--one in the input ( \(\mathrm{CR}_{3}\) ) and one in the output stage ( \(\mathrm{CR}_{2}\) ) - to greatly reduce nonlincarities and time-temperature instabilities. Amplifier \(A_{1}\), LED CR \(_{1}\), and photodiode \(\mathrm{CR}_{3}\) are used in a negative feedback configuration such that \(I_{1}=I_{1 n} R_{6}\), (where \(R_{\text {G }}\), is the user supplied gain setting resistor). Since \(\mathrm{CR}_{2}\) and \(\mathrm{CR}_{3}\) are closely matched and since they receive equal amounts of light from the LED CR 1 (i.e., \(\lambda_{1}=\lambda_{2}\) ), \(I_{2}=I_{1}=I_{m}\). Amplifier \(A_{2}\) is connected as a current-tovoltage converter with \(V_{\text {ouI }}=I_{2} R_{k}\) where \(R_{h}\) is an internal IMS scaling resistor. Thus the overall transfer function is:
\[
\mathrm{V}_{\mathrm{cut}}=\mathrm{V}_{\mathrm{th}} \frac{10^{\mathrm{h}}}{\mathrm{R}_{\mathrm{c}}} \cdot\left(\mathrm{R}_{\mathrm{c}}, \text { in ohms }\right)
\]

This improved solator carcuit overcomes the primary limitations of the single I.ED and photodiode combinatton. I he transter function is now wrtually independent of any degradation in the L.ED) output as long as the two photodiodes and optics are closely matched*. Linearity is now a function of the accuracy of the matching and is further enhanced by the use of negative feedback in the input stage. Advanced laser trimming techniques are used to further compensate for residual matching errors.
* The only eftect of decreased I.ED) output is a slight decrease in tull scale swing capability. See Typical Performance Curves.


FIGURE 3. Simple Model of 3650.

A model of the 3650 suitable for simple circuit a nalysis is shown in Figure 3. The output is a current dependent voltage source. \(V_{\text {d }}\), whose value depends on the input current. Thus, the 3650 is a transconductance amplitier with a gain of one volt per microamp. When voltage sources are used the input current is derived by using gain setting resistors in series with the voltage source (see Installation and Operating Instructions for details). \(\mathrm{R}_{\mathrm{m}}\) is the differental input impedance. The common-mode and isolation impedances are very high and are assumed to be infinite for this model.


FIGURE 4. Simple Model of 3652.

A simplified model of the 3652 is shown in Figure 4. The isolation and output stages are identical to the 3650 . Addtional input circuitry consisting of \(F\) EI bufter amplifiers and input protection resistor have been added to give higher differential and common-mode input impedance ( \(10^{11} \Omega\) ). lower bias currents ( 50 pA ) and overvoltage protection. I he \(+I R\) and \(-I R\) inputs hate a 10 msec pube rating of 6000 V differental and 3000 V common-mode (see Definitions for a discussion of common-mode and solation-mode voltages.) the addition of the buffer amplitiers abo ereates a woltage-in woltage-out transter function with the gam set by \(R_{(, 1}\) and \(R_{1}\).

\section*{INSTALLATION \& OPERATING INSTRUCTIONS}

\section*{POWER SUPPLY CONNECTIONS}

I he power supply connections for the 3650 and 3652 are ,hownin Figure 5. When a D)( I)( converter is used tor solated power it is placed in a parallel with the isolation barrer of the amplitier. Ihs can lower the solation impedance and degrade the solation-mode rejection of the overall erreut I heretore, a high quality. low leakage I)C ICC converter such as the Burr-Brown Model 722 ,hould be used.


FIGURE 5. Power and Offset Adjust Connections.

\section*{OFFSET VOLTAGE ADJUSTMENTS}

I he offset nullıng circuits are identical for the 3650 and 3652 and are bhown in Figure 5. The offset adjust circuitry is optional and the units will meet the stated specifications with the BAL terminals unconnected. Provsionsare available to null both the input and output stage offsets. It the amplifier is operated at a fixed gain, normally only one adjustment will be used: the output tage ( \(10 \mathrm{k} \Omega\) adjustment) for low gains and the input stage ( \(50 \mathrm{k} \Omega\) ) adjustment) for high gains. \((>10\) ).
l'se the following procedure if it is desired to null both input and output components ( for example, if the gain of the amplifier is to be switched). The input stage offset is first nulled ( \(50 \mathrm{k} \Omega\) adjustment) with the appropriate input signal pins connected to input common and the a mplifier set at its maximum gain. The gain is then set to its
mınımum value and the output offset is nulled ( \(10 \mathrm{k} \Omega\) adjustment).

\section*{INPUT CONFIGURATIONS}

Some possible input configurations for the 3650 and 3652 are shown in Figures 6a, 6b, 6c. Differential input sources are used in these examples. For situations with nondifferential inputs the appropriate source term should be set to zero in the gain equations and replaced with a short in the diagrams.

Figure fa shows the 3650 connected as a transconductance amplifier with input current sources. Voltage sources are shown in Figure \(6 b\) In this case the voltages are converted to currents by \(\mathrm{R}_{6,1}\) and \(\mathrm{R}_{6,2}\). As shown by the equations, they pertorm as gain setting restators in the voltage transter function. When a single voltage source is used it is recommended (but not essential) that the gain setting resistor remain split into two equal halses in order to minimise errors due to bas currents and commonmode rejection (see I ypical Pertormance Curves).
Figure 6 e illustrates the connections for the 3652 when the FEI butfer amplitiers \(\Lambda_{1}\) and \(\Lambda_{2}\) are used. Ihss conteguration provides an solation amplifier with high input impedance (both common-mode and difterental) and good common-mode and solation-mode rejection It is a true solated instrumentation amplifer which has many benefits for noise rejection when source impedance imbalances are present.
In the 3652 the voltage gain of the buffer amplifiers is slightly less than unity, but the gain of the output stage has been raised to compensate for this so that the overall transfer function from the \(\pm I\) or \(\pm I R\) inputs to the output is correct. It should be noted that \(A_{1}\) and \(A_{2}\) are buffer amplifiers. No summıng can be done at the \(\pm 1\) or \(\pm \mathrm{IR}\) inputs. Figure 6 c shows the +I and \(-I\) inputs used. It more input voltage protection is desired, then the \(+I R\) and \(-I R\) inputs should be used. I his will increase the input nolse due to the contribution from the \(1.6 \mathrm{M} \Omega\) resistors, but will provide additional differental and common-mode protection ( 10 msec rating of 3 kV ).


FIGURF 6a. 3650 With I ifterential Current Sources


FIGURE 6b. 3650 With Differential Voltage Source.


FIGURE 6c. 3652 with Differential Voltage Source.
*IMRR here is in pA/V, typically \(5 \mathrm{pA} / \mathrm{V}\) at 60 Hz and \(\mathrm{IpA} / \mathrm{V}\) at DC.
**The offset adjustment circuitry and power supply connections have been omitted for simplicity Refer to Figure 5 for details.

\section*{ERROR ANALYSIS}

A model of the 3650 suitable for DC error analysis of offset voltage, voltage drift versus temperature, bias current, etc., is shown in Figure 7.


FIGURE 7. DC Error Analysis Model for 3650.
\(A_{1}\) and \(A_{2}\), the input and output stage amplifiers, are considered to be ideal. Separate external generators are used to model the offset voltages and bias currents. \(R_{t n}\) is assumed to be small relative to \(R_{(, 1)}\) and \(R_{(, 2}\) and is therefore omitted from the gain equation. The feedback configuration, optics and component matching are such that \(I_{1}=I_{2}=I_{3}=I_{4}\). A simple circuit analysis gives the following expression for the total output error voltage due to offset voltages and bias currents.
\[
\begin{equation*}
V_{\text {out-coal }}=\frac{10^{6}}{, R_{G 1}+R_{(, 2}}\left[E_{o w 1}+\left(I_{B 1} R_{(, 1}-I_{B 2} R_{(, 2)}\right]+E_{o w o}\right. \tag{1}
\end{equation*}
\]

Offset current is defined as the , difference between the two bias currents \(I_{B 1}\) and \(I_{B 2}\). If \(I_{B 1}=I_{B}\) and \(I_{B 2}=I_{B}+I_{\text {O }}\), then, for \(R_{(, 1}=R_{(12}, V_{o u t}-I_{B}=\frac{10^{6} I_{o y}}{2}\).
This component of error is not a function of gain and is therefore included as a part of \(\mathrm{E}_{0,0}\) specifications. The output errors due to the output stage bias current are also included in \(\mathrm{E}_{o w}\). This results in a very simple equation for the total error:
\(\mathrm{V}_{\text {out-total }}=\frac{10^{6} \mathrm{E}_{(011}}{2 \mathrm{R}_{(11}}+\mathrm{E}_{\mathrm{oso}}\left(\right.\) for \(\left.\mathrm{R}_{(\mathrm{i} 1}=\mathrm{R}_{(, 2}\right)\).
In summary it should be noted that equation (2) should be used only when \(\mathrm{R}_{\mathrm{G} 1}=\mathrm{R}_{\left(\mathrm{c}_{2}\right.}\). When \(\mathrm{R}_{(1)} \neq \mathrm{R}_{\left(\mathrm{a}_{2},\right.}\) equation (1) applies.
The effects of temperature may be analyzed by replacing the offset terms with their corresponding temperature gradient terms:
\(\mathrm{V}_{\mathrm{out}} \rightarrow \Delta \mathrm{V}_{\mathrm{out}} / \Delta \mathrm{T}, \mathrm{E}_{\mathrm{co1}} \rightarrow \Delta \mathrm{E}_{\mathrm{out}} / \Delta \mathrm{T}\), etc.
For a complete analysis of the effects of temperature, gain variations must also be considered.

\section*{OUTPUT NOISE}

The total output noise is given by
\(E_{n}(R M S)=\sqrt{\left(E_{n I} G\right)^{2}+\left(E_{n O}\right)^{2}}\)
where \(E_{n}(R M S)=\) total output noise
\[
\begin{aligned}
& E_{\mathrm{nI}}=R M S \text { noise of the input stage } \\
& E_{\mathrm{nO}}=R M S \text { noise of the output stage } \\
& G=10^{6} /\left(R_{\mathrm{G}_{\mathrm{G} 1}}+\mathrm{R}_{\mathrm{G}_{2}}\right)
\end{aligned}
\]
\(\mathrm{E}_{\mathrm{n})}\) includes the noise contribution due to the optics and the noise currents of the output stage. Errors created by the noise current of the input stage are insignificant compared to other noise sources and are therefore omitted.

\section*{COMMON-MODE and ISOLATION-MODE REJECTION}

The expression for the output error due to commonmode and isolation mode voltage is:
\(V_{\text {out }}=G\left[\frac{V_{\mathrm{cm}}}{C M R R}+\frac{V_{\text {to }}}{\text { IMRR }}\right]\)

\section*{GUARDING \& PROTECTION}

To preserve the excellent inherent isolation characteristics of these amplifiers, the following recommended practice should be noted:
1. Use shielded, twisted pair of cable at the input as with any instrumentation amplifier:
2. Care sould be taken to minimize external capacitance. A symmetrical layout of external components to achieve balanced capacitance from the input terminals to output common will preserve high IMR;
3. External components and conductor patterns should be at a distance equal to or greater than the distance between the input and output terminals, to prevent HV breakdown.
4. Though not an absolute requirement, the use of laminated or conformally coated printed circuit boards is recommended.

\section*{APPLICATIONS}

Figure 8 shows a system where isolation amplifiers (3650) are used to measure the armature current and the armature voltage of a motor.


FIGURE 8. Isolated Armature Current and Voltage Sensor.
The armature current of the motor is converted to a voltage by the calibrated shunt \(R\), and then amplifier (adjustable gain) and isolated by the 3650 .
The armature voltage is sensed by the voltage divider (adjustable) shown and then amplified and isolated by the-3650.

The 3650 provides the advantage of accurate current measurement in the presence of high common-mode voltage. Both 3650 's provide the advantage of isolating the motor ground from the control system ground. Isolated power is provided by an isolated DC, DC converter (BB Model 722 or equivalent).


FIGURE 9. 3652 Used in Patient Monitoring Application (ECG. VCG, EMG Amplifier).
balanced input instrumentation amplifier with very high differential and common-mode inpedance means that it can greatly reduce the common-mode norse pick up due to imbalance in lead impedances that often appear in patient monitoring situations. The 3 kV and 6 kV shown in Figure 9 are the 10 msec pulse ratings of the \(+I R\) and \(-I R\) inputs for the common-mode and differential input voltages with respect to input common. The rating of the isolation barrier is 2000 V , pk continuous. The nonrecurrent pulse rating of the isolation barrier is \(5000 \mathrm{~V}, \mathrm{pk}\) since each unit is factory tested at 5000 V , pk. If the isolation barrier is to be subjected to higher voltages a gas filled surge voltage protection device can be used. For multichannel operation, two 3562 's can be powered by one Model 722 isolated DC, DC converter. The total leakage current for both channels at \(240 \mathrm{~V} / 60 \mathrm{H} 7\) would still be less than \(2 \mu \mathrm{~A}\).
The block diagram in Figure 10 shows the use of solation amplifiers in SCR control application.

FIGURE 10. 3-Phase Bidirectional SCR Control with Voltage Feedback.


Volage Feedback.


\title{
Integrated Circuit - Transformer Coupled ISOLATION AMPLIFIER
}

\section*{FEATURES}
- INTERNAL ISOLATED POWER
- 8000V ISOLATION TEST VOLTAGE
\(\bullet 0.5 \mu\) A MAX LEAKAGE AT 12OV, 60 Hz
- 3-PORT ISOLATION
- 125dB REJECTION AT 60Hz
- \(1^{\prime \prime} \times 1\) " \(\times 0.25\) " CERAMIC PACKAGE

\section*{DESCRIPTION}

The 3656 is the first amplifier to provide a total isolation function ... both signal and power isolation ... in integrated circuit form. This remarkable advancement in analog signal processing capability is accomplished by use of a patented modulation technique and minature hybrid transformer.
Versatility and performance are outstanding features of the 3656. It is capable of operating with three

\section*{APPLICATIONS}
- MEDICAL

Patient monitoring and dlagnostic instrumentation
- INDUSTRIAL

Ground loop elimination and off-ground signal measurement
- NUCLEAR

Input/output/power isolation
completely independent grounds (three-port isolation). In addition, the isolated power generated is available to power external circuitry at either the input or output. The uncommitted op amps at the input and the output allow a wide variety of closedloop configurations to match the requirements of many different types of isolation applications.


This product is covered by the following United States patents \(4,066,974,4,103,267,4,082,908\) Other patents pending may also apply upon the allowance and issuance of patents thereon The product may also be covered in other countries by one or more international patents corresponding to the above-identified US patents

International Airport Industrial Park - P.0. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable- BBRCORP - Telex: 66-6491

\section*{THEORY OF OPERATION}

Details of the 3656 are shown in Figure 1. The external connections shown, place it in its simplest gain configuration - unity gain, noninverting. Several other amplifier gain configurations and power isolation configurations are possible. See Installation and Operating Instructions and Applications sections for details.
Isolation of both signal and power is accomplished with a single miniature toroid transformer with multiple windings. A pulse generator operating at approximately 750 kHz provides a two-part voltage waveform to transformer \(T_{1}\). One part of the waveform is rectified by diodes \(D_{1}\) through \(D_{4}\) to provide the isolated power to the input and output stages ( \(+\mathrm{V},-\mathrm{V}\) and \(\mathrm{V}+, \mathrm{V}-\) ). The other part of the waveform is modulated with input signal information by the modulator operating into the \(\mathrm{V}_{2}\) winding of the transformer.
The modulated signal is coupled by windings \(W_{6}\) and \(W_{7}\) to two matched demodulators - one in the input stage and one in the output stage - which generate identical voltages at their outputs, pins 10 and 11 (voltages identical with respect to their respective commons, pins 3 and 17). In the input stage the input amplifier \(A_{1}\), the modulator and the input demodulator are connected in a negative feedback loop. This forces the voltage at pin 6 (connect as shown
in Figure 1) to equal the input signal voltage applied at pin 7. Since the input and the output demodulators are matched and produce identical output voltages, the voltage at pin 11 (referenced to pin 17, the output common) is equal to the voltage at pin 10 (referenced to pin 3, the input common). In the output stage, output amplifier \(A_{2}\) is connected as a unity gain buffer, thus the output voltage at pin 15 equals the output demodulator voltage at pin 11. The end result is an isolated output voltage at pin 15 equal to the input voltage at pin 7 with no galvanic connection between them.
Several amplifier and power connection variations are possible:
1. The input stage may be connected in various operational amplifier gain configurations.
2. The output stage may be operated at gains above unity.
3. The internally generated isolated voltages which provide power to \(A_{1}\) and \(A_{2}\) may be overridden and external supply voltages used instead.

Versatility and its three independent isolated grounds allow simple solutions to demanding analog signal conditioning problems. See the Installation and Operating Instructions and Applications sections for details.


FIGURE 1. Block Diagram.

\section*{SPECIFICATIONS}

ELECTRICAL
At \(+25^{\circ} \mathrm{C}, \mathrm{V} \pm=15 \mathrm{VDC}\) and 15 VDC between \(\mathrm{P}+\) and P -, unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{3656AG, BG, HG, JG, KG} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & \\
\hline \multicolumn{6}{|l|}{ISOLATION} \\
\hline \begin{tabular}{l}
Voltage \\
Rated Contınuous(1), DC \\
Rate Contınuous(2), AC \\
Test, 10sec (1) \\
Rejection DC \(60 \mathrm{~Hz},<100 \mathrm{~s}\) in I/P Com(2) \(60 \mathrm{~Hz}, 5 \mathrm{k} \Omega\) in I/P Com(2) 3656 HG 3656AG, BG, JG, KG \\
Capacitance (1) \\
Resistance(1) \\
Leakage Current
\end{tabular} & \[
\mathrm{G}_{1}=10 \mathrm{~V} / \mathrm{V}
\]
\[
120 \mathrm{~V}, 60 \mathrm{~Hz}
\] & \[
\begin{gathered}
3500: 1000 \\
2000 \\
8000 \\
\\
\\
\\
\\
10000 \\
112
\end{gathered}
\] & \[
\begin{gathered}
160 \\
125 \\
\\
\\
6063 \\
10^{12}, 10^{12} \\
028
\end{gathered}
\] & 05 & \begin{tabular}{l}
VDC \\
V. rms \\
VDC \\
dB \\
dB \\
dB \\
dB \\
pF \\
\(\Omega\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \multicolumn{6}{|l|}{GAIN} \\
\hline \begin{tabular}{l}
Equations \\
Accuracy of Equations \\
Intial(3) 3656HG \\
3656AG, JG, KG \\
3656BG \\
vs Temperature 3656 HG 3656AG, JG \\
3656BG, KG \\
vs Time \\
Nonlinearity \\
External Supplies used at pins 12 and \(16,3656 \mathrm{HG}\)
\[
\begin{aligned}
& \text { 3656AG, JG, KG } \\
& \text { 3656BG }
\end{aligned}
\] \\
Internal Supplies used for Output Stage
\end{tabular} & \begin{tabular}{l}
See Text
\[
\mathrm{G}<100 \mathrm{~V} / \mathrm{V}
\]
\[
R_{A}+R_{F}=R_{B} \geqslant 2 M \Omega
\] \\
Unıpolar or Bipolar Output \\
Bipolar Output Voltage Swing, Full Load(4)
\end{tabular} & & \[
0021+\log \mathrm{khrs}
\]
\[
\pm 015
\] & \[
\begin{gathered}
15 \\
10 \\
03 \\
480 \\
120 \\
60 \\
\\
\\
\pm 015 \\
\pm 01 \\
\pm 005
\end{gathered}
\] & \(\%\)
\(\%\)
\(\%\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\%\)
\(\%\)
\(\%\)
\(\%\)
\(\%\) \\
\hline \multicolumn{2}{|l|}{OFFSET VOLTAGE(5) RTI} & & & & \\
\hline  & \begin{tabular}{l}
\(15 \mathrm{~V} P\) between \(\mathrm{P}+\) and P - \\
Supply between \(\mathrm{P}+\) and P -
\end{tabular} & & \[
\begin{gathered}
\pm\left|01+10 / \mathrm{G}_{1}\right| \\
\pm\left|10+100 / \mathrm{G}_{1 \mid}\right| \mathrm{x} \\
11+\log \mathrm{khrs}
\end{gathered}
\] &  & ```
    mV
    mV
    mV
\muV/'0
\muV/'O
\muV/'0
\muV/'O
\muV/'O
mV/V
mV/V
mV/mA
\muV
``` \\
\hline \multicolumn{6}{|l|}{AMPLIFIER PARAMETERS Apply to A1 and A2} \\
\hline \begin{tabular}{l}
Bıas Current(7) Initial vs Temperature vs Supply Offset Current(7) Impedance Input Noise Voltage \\
Input Voltage Range(8) Linear Operation \\
Without Damage \\
Output Current
\end{tabular} & \begin{tabular}{l}
Common-mode
\[
\begin{gathered}
\mathrm{f}_{\mathrm{B}}=000 \mathrm{~Hz} \text { to } 100 \mathrm{~Hz} \\
\mathrm{f}_{\mathrm{B}}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}
\end{gathered}
\] \\
Internal Supply \\
External Supply \\
Internal Supply \\
External Supply
\[
\text { VOUT }= \pm 5 \mathrm{~V}
\] \\
\(\pm 15 \mathrm{~V}\) External Supply Internal Supply Vout \(= \pm 10 \mathrm{~V}\) \\
\(\pm 15 \mathrm{~V}\) External Supply \\
Vout \(= \pm 2 \mathrm{~V}, \mathrm{VP}_{\mathrm{t}}, \mathrm{P}_{-}=8.5 \mathrm{~V}\) Internal Supply
\end{tabular} & \[
\begin{gathered}
\pm 5 \\
\pm 25 \\
\pm 25
\end{gathered}
\] & \[
\begin{gathered}
05 \\
02 \\
5 \\
100 \| 5 \\
5 \\
5 \\
\\
\\
\\
\\
\\
\\
\\
\\
\pm 1 \\
150
\end{gathered}
\] & \begin{tabular}{l}
100
\[
20
\]
\[
\pm 5
\] \\
Supply -5V \(\pm 8\) Supply \\
450
\end{tabular} & \begin{tabular}{l}
nA \(n A /{ }^{\circ} \mathrm{C}\) \(n A / V\) nA \(M \Omega \| p F\) \(\mu \mathrm{V}\), p-p \(\mu \mathrm{V}\), rms \\
V \\
V \\
V \\
V \\
mA \\
mA \\
mA \\
mA \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline
\end{tabular}

ELECTRICAL (CONT)
At \(+25^{\circ} \mathrm{C}, \mathrm{V} \pm=15 \mathrm{VDC}\) and 15 VDC between \(\mathrm{P}+\) and P -, unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{PARAMETER} & \multirow[t]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{3656AG, BG, HG, JG, KG} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & \\
\hline \multicolumn{6}{|l|}{FREQUENCY RESPONSE} \\
\hline \begin{tabular}{l}
\(\pm 3 \mathrm{~dB}\) Response \\
Full Power Slew Rate Settling Time
\end{tabular} & \begin{tabular}{l}
Small Sıgnal \\
Direction measured at output to \(005 \%\)
\end{tabular} & +0 1,-004 & \[
\begin{array}{r}
30 \\
13 \\
\\
500 \\
\hline
\end{array}
\] & & \[
\begin{gathered}
\mathrm{kHz} \\
\mathrm{kHz} \\
\mathrm{~V} / \mu \mathrm{sec} \\
\mu \mathrm{sec} \\
\hline
\end{gathered}
\] \\
\hline \multicolumn{6}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
Noise Voltage (RTI) \\
Residual Ripple(9)
\end{tabular} & \[
\begin{gathered}
f_{B}=005 \mathrm{~Hz} \text { to } 100 \mathrm{~Hz} \\
f_{B}=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}
\end{gathered}
\] & & \[
\begin{gathered}
\sqrt{\frac{5^{2}+22 / \mathrm{G}_{1}{ }^{2}}{5^{2}+11 / \mathrm{G}_{1}^{2}}} \\
5
\end{gathered}
\] & & \[
\begin{aligned}
& \mu V, \text { p-p } \\
& \mu V, \text { rms } \\
& m V, p-p
\end{aligned}
\] \\
\hline \multicolumn{6}{|l|}{POWER SUPPLY IN at P+, P-} \\
\hline \begin{tabular}{l}
Rated Performance \\
Voltage Range (10) \\
Ripple Current(9) \\
Quiescent Current(11) \\
Current vs Load Current(12)
\end{tabular} & \begin{tabular}{l}
Derated Performance \\
Average \\
vs Currents from \(+\mathrm{V},-\mathrm{V}, \mathrm{V}+, \mathrm{V}\) -
\end{tabular} & 85 & \[
\begin{aligned}
& 15 \\
& 10 \\
& 14 \\
& 07
\end{aligned}
\] & \[
\begin{aligned}
& 16 \\
& 25 \\
& 18
\end{aligned}
\] & \[
\begin{gathered}
\text { VDC } \\
\text { VDC } \\
\mathrm{mA}, \mathrm{p}-\mathrm{p} \\
\mathrm{~mA}, \mathrm{DC} \\
\mathrm{~mA} / \mathrm{mA}
\end{gathered}
\] \\
\hline \multicolumn{6}{|l|}{ISOLATED POWER OUT at \(+\mathrm{V},-\mathrm{V}, \mathrm{V}+, \mathrm{V}\) - pins(13)} \\
\hline \begin{tabular}{l}
Voltage, no load \\
Voltage, full load \\
Voltage vs Power Supply \\
Ripple Voltage \({ }^{(9)}\) \\
No load \\
Full load
\end{tabular} & \begin{tabular}{l}
15 V between \(\mathrm{P}+\) and P \(\pm 5 \mathrm{~mA}\) ( 10 mA sum) load(12) vs Supply between P+ and P- \\
\(\pm 5 \mathrm{~mA}\) load
\end{tabular} & \[
\begin{aligned}
& 85 \\
& 70
\end{aligned}
\] & 90
80
066
40
80 & \[
\begin{aligned}
& 95 \\
& 90 \\
& \\
& 200
\end{aligned}
\] & \[
\begin{gathered}
V \\
V \\
V / V \\
m V, p-p \\
m V, p-p
\end{gathered}
\] \\
\hline \multicolumn{6}{|l|}{TEMPERATURE RANGE} \\
\hline Specification 3656AG, BG
\(\quad 3656 \mathrm{HG}, \mathrm{JG}, \mathrm{KG}\)
Operation(10)
Storage(14) & - & \[
\begin{gathered}
-25 \\
0 \\
-55 \\
-65
\end{gathered}
\] & & \[
\begin{array}{r}
+85 \\
+70 \\
+100 \\
+125 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{NOTES:}

1 Ratıngs in parenthesis and between \(P-(p ı n 20)\) and \(O / P C o m\) (pin 17) Other isolation ratıngs are between I/P Com and O/P Com or I/P Com and \(P\) -
2 May be improved with proper shielding See Performance Curves
3 May be trimmed to zero
4 If output swing is unipolar, or if the output is not loaded, specification same as if external supply were used
5 Includes effects of \(A_{1}\) and \(A_{2}\) offset voltages and bias currents if recommended resistors used
6 Versus the sum of all external currents drawn from \(V+, V-,+V,-V\) \(=1 \mathrm{SO}\)
7 Effects of \(A_{1}\) and \(A_{2}\) bias currents and offset currents are included in Offset Voltage specifications
8 With respect to I/P Com ( \(p ı n 3\) ) for \(A_{1}\) and with respect to \(O / P\) Com (pin 17) for \(A_{2} C M R\) for \(A_{1}\) and \(A_{2}\) is 100 dB , typical

9 In configuration of Figure 3 Ripple frequency approximately 750 kHz Measurement bandwidth is 30 kHz
10 Decreases linearly from 16 VDC at \(85^{\circ} \mathrm{C}\) to 12 VDC at \(100^{\circ} \mathrm{C}\)
11 Instantaneous peak current required from pins 19 and 20 at turn-on is 100 mA for slow rising voltages ( 50 msec ) and 300 mA for fast rises ( \(50 \mu \mathrm{sec}\) )
12 Load current is sum drawn from \(+V,-V, V+, V-(=l i s O)\)


\section*{PIN DESIGNATIONS}
\begin{tabular}{|llll|}
\hline & & & \\
1 & \(+V\) & 11 & OUTPUT DEMOD \\
2 & MOD INPUT & 12 & \(\mathrm{~V}-\) \\
3 & INPUT DEMOD COM & 13 & \(\mathrm{~A}_{2}\) NONINVERTING INPUT \\
4 & -V & 14 & \(\mathrm{~A}_{2}\) INVERTING INPUT \\
5 & BALANCE & 15 & \(\mathrm{~A}_{2}\) OUTPUT \\
6 & \(A_{1}\) INVERTING INPUT & 16 & \(\mathrm{~V}+\) \\
7 & A \(_{1}\) NONINVERTING INPUT & 17 & OUTPUT DEMOD COM \\
8 & BALANCE & 18 & NO PIN \\
9 & A \(_{1}\) OUTPUT & 19. & \(\mathrm{P}+\) \\
10 & INPUT DEMOD & 20 & \(\mathrm{P}-\) \\
& & & \\
\hline
\end{tabular}

13 Maximum voltage ratıng at pins 1 and 4 is \(\pm 18 \mathrm{VDC}\), maximum voltage rating at pins 12 and 16 is \(\pm 18 \mathrm{VDC}\)
14 Isolation ratings may degrade if exposed to \(125^{\circ} \mathrm{C}\) for more than 1000 hours or \(90^{\circ} \mathrm{C}\) for more than 50,000 hours

\section*{MECHANICAL}

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{DIM} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{Millimeters} \\
\hline & MIN & MAX & MIN & MAX \\
\hline A & 1080 & 1120 & 2743 & 2845 \\
\hline B & 1080 & 1120 & 2743 & 2845 \\
\hline c & 235 & 300 & 597 & 762 \\
\hline D & 018 & 021 & 046 & 053 \\
\hline F & 035 & 050 & 089 & 127 \\
\hline G & \multicolumn{2}{|l|}{100 BASIC} & \multicolumn{2}{|l|}{254 BASIC} \\
\hline H & \multicolumn{2}{|l|}{100 BASIC} & \multicolumn{2}{|l|}{254 BASIC} \\
\hline K & 150 & 350 & 381 & 889 \\
\hline L & \multicolumn{2}{|l|}{900 BASIC} & \multicolumn{2}{|l|}{2286 BASIC} \\
\hline N & 002 & 010 & 005 & 025 \\
\hline R & \multicolumn{2}{|l|}{100 BASIC} & \multicolumn{2}{|l|}{254 BASIC} \\
\hline
\end{tabular}

\section*{TYPICAL PERFORMANCE CURVES}

All specitications typical at \(+25^{\circ} \mathrm{C}\) unless otherwise noted


\section*{INSTALLATION AND OPERATING INSTRUCTIONS}

The 3656 is a very versatile device capable of being used in a variety of isolation and amplification configurations. There are several fundamental considerations that determine configuration and component value constraints:
1. Consideration must be given to the load placed on the resistance (pin 10 and pin 11) by external circuitry. Their output resistance is \(100 \mathrm{k} \Omega\) and a load resistor of \(2 \mathrm{M} \Omega\) or greater is recommended to prevent a voltage divider loading effect in excess of \(5 \%\).
2. Demodulator loadings should be closely matched so their output voltages will be equal. (Unequal demodulator output voltages will produce a gain error.) At the \(2 \mathrm{M} \Omega\) level, a matching error of \(5 \%\) will cause an additional gain error of \(0.25 \%\).
3. Voltage swings at demodulator outputs should be limited to 5 V . The output may be distorted if this limit is exceeded. This constrains the maximum allowed gains of the input and output stages. Note that the voltage swings at demodulator outputs are tested with \(2 \mathrm{M} \Omega\) load for a minimum of 5 V .
4. Total current drawn from the internal isolated supplies must be limited to less than \(\pm 5 \mathrm{~mA}\) per supply and limited to \(t\) total of 10 mA . In other words, the combination of external and internal current drawn from the internal circuitry which feeds the \(+\mathrm{V},-\mathrm{V}, \mathrm{V}+\) and \(V\) - pins should be limited to 5 mA per supply (total current to \(+\mathrm{V},-\mathrm{V}, \mathrm{V}+\) and V - limited to 10 mA ). The internal filter capacitors for \(\pm \mathrm{V}\) are \(0.01 \mu \mathrm{~F}\). If more than 0.1 mA is drawn to provide isolated power for external circuitry (see Figure 12), additional capacitors are required to provide adequate filtering. A minimum of \(0.1 \mu \mathrm{~F} / \mathrm{mA}\) is recommended.
5. The input voltage at pin 7 (noninverting input to \(A_{1}\) ) must not exceed the voltage at pin 4 (negative supply voltage for \(\mathbf{A}_{1}\) ) in order to prevent a possible lockup condition. A low leakage diode connected between pins 7 and 4, as shown in Figure 2, can be used to limit this input voltage swing.
6. Impedances seen by each amplifier's + and - input terminals should be matched to mınimize offset voltages caused by amplifier input bias currents. Since the demodulators have a \(100 \mathrm{k} \Omega\) output resistance, the amplifier input not connected to the demodulator should also see \(100 \mathrm{k} \Omega\).
7. All external filter capacitors should be mounted as close to the respective supply pins as is possible in order to prevent excessive ripple voltages on the supplies or at the output. (Optimum spacing is less than \(0.5^{\prime \prime}\). Ceramic capacitors recommended.)

\section*{POWER AND SIGNAL CONFIGURATIONS}

NOTE: Figures 2, 3 and 4 are used to illustrate both signal and power connection configurations. In the circuits shown, the power and signal configurations are independent so that any power configuration could be used with any signal configuration.

\section*{ISOLATED POWER CONFIGURATIONS}

The 3656 is designed with isolation between the input, the output, and the power connections. The internally generated isolated voltages supplied to \(A_{1}\) and \(A_{2}\) may be overridden with external voltages greater than the internal supply voltages. These two features of 3656 provide a great deal of versatility in possible isolation and power supply hook-ups. When external supplies are applied, the rectifying diodes ( \(D_{1}\) through \(D_{4}\) ) are reverse biased and the internal voltage sources are decoupled from the amplifiers (see Figure 1). Note that when external supplies are used, they must never be lower than the internal supply voltage.

\section*{Three-Port}

The power supply connections in Figure 2 show the full three-port isolation configuration. The system has three separate grounds with no galvanic connections between them. The two external \(0.47 \mu \mathrm{~F}\) capacitors at pins 12 and 16 filter the rectified isolated voltage at the output stage. Filtering on the input stage is provided by internal capacitors. In this configuration continuous isolation voltage ratıngs are: 3500 V between pins 3 and \(17 ; 3500 \mathrm{~V}\) between pins 3 and \(19 ; 1000 \mathrm{~V}\) between pins 17 and 19.


FIGURE 2. Power: Three-port Isolation;
Signal: Urity-gain Noninverting.

\section*{Two-Port - Bipolar Supply}

Figure 3 shows two-port isolation which uses an external bipolar supply with its common connected to the output stage ground ( pin 17 ). One of the supplies (either + or could be used) provides power to the pulse generator (pins 19 and 20). The same sort of configuration is possible with the external supplies connected to the input stage. With the connection shown, filtering at pins 12 and 16 is not required. In this configuration continuous isolation voltage rating is: 3500 VDC between pins 3 and 17; not applicable between pins 17 and \(19 ; 3500 \mathrm{VDC}\) between pins 3 and 19.


FIGURE 3. Power: Two-port, Dual Supply; Signal: Noninverting Gain.

\section*{Two-Port Single Supply}

Figure 4 demonstrates two-port isolation using a single polarity supply connected to the output common (pin 17). The other polarity of supply for \(A_{2}\) is internally generated (thus the filtering at pin 12). This isolated power configuration could be used at the input stage as well and either polarity of supply could be employed. In this configuration continuous isolation voltage rating is: 3500 V between pins 3 and \(17 ; 3500 \mathrm{~V}\) between pins 3 and 19; not applicable between pins 17 and 19.


FIGURE 4. Power: Two-port, Single Supply; Signal: Inverting Gains.

\section*{SIGNAL CONFIGURATIONS}

\section*{Unity Gain Noninverting}

The signal path portion of Figure 2 shows the 3656 in its simplest gain configuration: unity gain noninvertıng. The two \(100 \mathrm{k} \Omega\) resistors provide balanced resistances to the inverting and noninverting inputs of the amplifiers. The diode prevents latch up in case the input voltage goes more negative than the voltage at pin 4 .

\section*{Noninverting With Gain}

The signal path portion of Figure 3 demonstrates two additional gain confıgurations: gain in the otuput stage and noninverting gain in the input stage. The following equations apply:
Total amplifier gain:
\(\mathrm{G}=\mathrm{G}_{1} \bullet \mathrm{G}_{2}=\mathrm{V}_{\mathrm{Ot} \text { । }} \mathrm{V}_{\mathrm{IN}}\)
Input Stage:
\(G_{1}=1+\left(R_{1} / R_{1}\right)\) (Select \(G_{1}\) to be less than 5 V , full scale \(\mathrm{V}_{\mathrm{In}}\) to limit demodulator output to 5 V )
\(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{F}} \geqslant 2 \mathrm{M} \Omega\) (Select to load input
demodulator with at least \(2 \mathrm{M} \Omega\) )
\(\mathrm{R}_{\mathrm{C}}=\mathrm{R}_{\mathrm{A}} \|\left(\mathrm{R}_{\mathrm{F}}+100 \mathrm{k} \Omega\right)=\)
\[
\frac{\mathrm{R}_{\mathrm{A}}\left(\mathrm{R}_{\mathrm{F}}+100 \mathrm{k} \Omega\right)}{\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{F}}+100 \mathrm{k} \Omega}
\]
(Balance impedances seen by the + and - inputs of \(A_{1}\) to reduce input offset caused by bias current)

Output Stage:
\(\mathrm{G}_{2}=1+\left(\mathrm{R}_{\mathrm{X}} / \mathrm{R}_{\mathrm{K}}\right)\) (Select ratio to obtain \(\mathrm{V}_{\mathrm{Ot}}\) ।
between 5 V and 10 V full scale with \(\mathrm{V}_{\text {IN }}\) at its maximum)
\(R_{x} \| R_{h}=100 \mathrm{k} \Omega\) (Balance impedances seen
by the + and - inputs of \(A_{2}\) to reduce effect
of bias current on the output offset)
\(R_{B}=R_{A}+R_{F}\) (Load output demodulator equal to input demodulator)

\section*{Inverting Gain, Voltage or Current Input}

The signal portion of Figure 4 shows two possible inverting input stage configurations: current and input and voltage input.
Input Stage:
For the voltage input case:
\(G_{1}=-R_{F} / R_{S}\) (Select \(G_{1}\) to be less than
\(5 \mathrm{~V} /\) full scale \(\mathrm{V}_{\text {IN }}\) to limit the demodulator output voltage to 5 V )
\(\mathrm{R}_{\mathrm{F}}=2 \mathrm{M} \Omega\) (Select to load the demodulator with at least \(2 \mathrm{M} \Omega\)
\[
\begin{equation*}
\mathrm{R}_{\mathrm{C}}=\mathrm{R}_{\checkmark} \|\left(\mathrm{R}_{\mathrm{I}}+100 \mathrm{k} \Omega\right)=\frac{\mathrm{R}_{\mathrm{S}}\left(\mathrm{R}_{\mathrm{F}}+100 \mathrm{k} \Omega\right)}{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{F}}+100 \mathrm{k} \Omega} \tag{9}
\end{equation*}
\]
(Balance the impedances seen by the + and - inputs of \(A_{1}\) ).

For the current input case:
\[
\begin{align*}
& \mathbf{V}_{\text {OUT }}=-\mathrm{I}_{\mathrm{IN}} \mathrm{R}_{\mathrm{F}} \bullet \mathrm{G}_{2}  \tag{11}\\
& \mathrm{R}_{\mathrm{C}}=\mathrm{R}_{\mathrm{F}} \tag{12}
\end{align*}
\]
\(\mathbf{R}_{\mathrm{F}}\) may be made larger than \(2 \mathrm{M} \Omega\) if desired. The 10 pF capacitors are used to compensate for the input capacitance of \(A_{1}\) and to insure frequency stability.
Output Stage:
The output stage is the same as shown in equations (5), (6), and (7).

\section*{Illustrative Calculations:}

The maximum input voltage is 100 mV . It is desired to amplify the input signal for maximum accuracy. Noninverting output is desired.
Input Stage:

\section*{Step 1}
\(\mathrm{G}_{1} \max =5 \mathrm{~V} /\) Max Input Signal \(=5 \mathrm{~V} 0.1 \mathrm{~V}=50 \mathrm{~V} / \mathrm{V}\)
With the above gain of \(50 \mathrm{~V} / \mathrm{V}\), if the input ever exceeds 100 mV , it would drive the output to saturation. Therefore, it is good practice to allow reasonable input overrange.
So, to allow for \(25 \%\) input overrange without saturation at the output, select;
\[
\begin{aligned}
& \mathrm{G}_{1}=40 \mathrm{~V} / \mathrm{V} \\
& \mathrm{G}_{1}=1+\left(\mathrm{R}_{\mathrm{F}}+\mathrm{R}_{\mathrm{A}}\right)=40
\end{aligned}
\]
\[
\begin{equation*}
\therefore \mathbf{R}_{\mathbf{F}} \quad \mathbf{R}_{\mathrm{A}}=39 \tag{13}
\end{equation*}
\]

Step 2
\(\overline{R_{A}+R_{F}}\) forms a voltage divider with the \(100 \mathrm{k} \Omega\) output resistance of the demodulator. To limit the voltage divider loading effect to no more than \(5 \%, \mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{F}}\) should be chosen to be at least \(2 \mathrm{M} \Omega\). For most applications, the \(2 \mathrm{M} \Omega\) should be sufficiently large for \(\mathrm{R}_{\mathrm{A}}\) \(+\mathrm{R}_{\mathrm{F}}\). Resistances greater than \(2 \mathrm{M} \Omega\) may help decrease the loading effect, but would increase the offset voltage drift.

The voltage divider with \(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{F}}=2 \mathrm{M} \Omega\) is \(2 \mathrm{M} \Omega /(2 \mathrm{M} \Omega\) \(+100 \mathrm{k} \Omega)=2 /(2+0.1)=95.2 \%\), i.e., the percent loading is \(4.8 \%\).
Choose \(R_{A}+R_{F}=2 M \Omega\)
Step 3
Solving equations (13) and (14)
\(\mathrm{R}_{\mathrm{A}}=50 \mathrm{k} \Omega\) and \(\mathrm{R}_{\mathrm{F}}=1.95 \mathrm{M} \Omega\)
Step 4
The resistances seen by the + and - input terminals of the input amplifier \(\mathrm{A}_{1}\) should be closely matched in order to minimize offset voltage due to bias currents.
\[
\begin{aligned}
\therefore \mathrm{R}_{\mathrm{C}} & =\mathrm{R}_{\mathrm{A}} \|\left(\mathrm{R}_{\mathrm{F}}+100 \mathrm{k} \Omega\right) \\
& =50 \mathrm{k} \Omega \|(1.95 \mathrm{M} \Omega+100 \mathrm{k} \Omega) \\
& \approx 49 \mathrm{k} \Omega
\end{aligned}
\]

\section*{Output Stage: \\ ```
Step 5 \\ V VUI}=\mp@subsup{V}{\mathrm{ IN MAX }}{}\bullet\mp@subsup{G}{1}{}\bullet\mp@subsup{G}{2}{
```}

As discussed in Step 1, it is good practice to provide 25\% input overrange.

So we will calculate \(\mathrm{G}_{2}\) for 10 V output and \(125 \%\) of the maximum input voltage.
\[
\begin{aligned}
& \therefore V_{\text {OLI }_{1}}=(1.25 \times 0.1)\left(\mathrm{G}_{1}\right)\left(\mathrm{G}_{2}\right) \\
& \text { i.e., } 10 \mathrm{~V}=0.125 \times 40 \times \mathrm{G}_{2} \\
& \therefore \mathrm{G}_{2}=10 \mathrm{~V} / 5 \mathrm{~V}=2 \mathrm{~V}
\end{aligned}
\]
\[
\begin{align*}
& \frac{\text { Step } 6}{\mathrm{G}_{2}=1+\left(\mathrm{R}_{\mathrm{X}} / \mathrm{R}_{\mathrm{K}}\right)=2.0} \\
& \therefore \mathrm{R}_{\mathrm{X}} / \mathrm{R}_{\mathrm{K}}=1.0 \\
& \therefore \mathrm{R}_{\mathrm{X}}=\mathrm{R}_{\mathrm{K}}
\end{align*}
\]

Step 7
The resistance seen by the + input terminal of the output stage amplifier \(\mathrm{A}_{2}(\) pın 13\()\) is the output resistance \(100 \mathrm{k} \Omega\) of the output demodulator. The resistance seen by the (-)input terminal of \(\mathrm{A}_{2}\) (pinl4) should be matched to the resistance seen by the + input terminal.
The resistance seen by pin 14 is the parallel combination of \(R_{V}\) and \(R_{K}\).
\[
\begin{align*}
& \therefore R_{X} \| R_{K}=100 k \Omega \\
& \text { i.e., }\left(R_{X} \bullet R_{K} /\left(R_{X}+R_{K}\right)=100 k \Omega\right. \\
& \text { i.e., } R_{K} /\left[1+\left(R_{K} / R_{X}\right)\right]=100 k \Omega \tag{16}
\end{align*}
\]

Step 8
Solving equations (15) and (16) \(\mathrm{R}_{\mathrm{K}}=20 \mathrm{k} \Omega\) and
\(\mathrm{R}_{\mathrm{x}}=200 \mathrm{k} \Omega\).
Step 9
The otuput demodulator must be loaded equal to the input demodulator.
\(\therefore \mathrm{R}_{\mathrm{B}}=\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{F}}=2 \mathrm{M} \Omega\)
(See equation (14) above in Step 2)
Use the resistor values obtained in Steps 3, 4, 8 and 9, and connect the 3656 as shown in Figure 3.

\section*{OFFSET TRIMMING}

Figure 5 shows an optional offset voltage trim circuit. It is important that \(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{F}}=\mathrm{R}_{\mathrm{B}}\).
CASE 1: Input and output stages in low gain, use output potentiometer ( \(\mathrm{R}_{2}\) ) only. Input potentiometer ( \(R_{1}\) ) may be disconnected. For example, unity gain could be obtained by setting \(R_{A}=R_{B}=20 \mathrm{M} \Omega, R_{C}=100 \mathrm{k} \Omega, R_{\mathrm{I}}=0\), \(R_{x}=100 \mathrm{k} \Omega\), and \(R_{K}={ }^{\infty}\).
CASE 2: Input stage in high gain and output stage in low gain, use input potentiometer ( \(\mathrm{R}_{1}\) ) only. Output potentiometer ( \(\mathrm{R}_{2}\) ) may be disconnected. For example, \(G_{1}=100\) could be obtained by setting \(R_{F}=2 \mathrm{M} \Omega, R_{B}=2 \mathrm{M} \Omega\) returned to pin \(17, \mathrm{R}_{\mathrm{A}}=20 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{x}}=100 \mathrm{k} \Omega\), and \(\mathrm{R}_{\mathrm{K}}=\boldsymbol{\infty}\).
CASE 3: When it is necessary to perform a two-stage precision trim (to maintain a very small offset change under conditions of changing temperature and changing gain in \(A_{1}\) and \(A_{2}\) ), use step 1 to adjust the input stage and step 2 for the output stage. Carbon composition resistors are acceptable but potentiometers should be stable.


FIGURE 5. Optional Offset Voltage Trim.
Step 1: Input stage trim \(\left(R_{A}=R_{C}=20 \mathrm{k} \Omega, \mathrm{R}_{\mathbf{I}}=\mathrm{R}_{\mathrm{B}}=\right.\) \(20 \mathrm{M} \Omega, \mathrm{R}_{\mathrm{x}}=100 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{K}}={ }^{\infty}, \mathrm{R}_{2}\) disconnected); \(A_{1}\) high, \(A_{2}\) low gain. Adjust \(R_{1}\) for \(0 V \pm 5 \mathrm{mV}\) or desired setting at \(V_{\text {out, }}\) pin 15.

Step 2: Output stage trim \(\left(R_{A}=R_{B}=20 \mathrm{M} \Omega, \mathrm{R}_{\mathrm{C}}=\right.\) \(100 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{F}}=0, \mathrm{R}_{\mathrm{x}}=100 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{K}}={ }^{\infty}, \mathrm{R}_{1}\) and \(\mathrm{R}_{2}\) connected); \(\mathrm{A}_{1}\) low, \(\mathrm{A}_{2}\) low gain. Adjust \(\mathrm{R}_{2}\) for \(0 \mathrm{~V} \pm 1 \mathrm{mV}\) or desired setting at \(\mathrm{V}_{\text {out }}\), pin 15 ( \(\pm 110 \mathrm{mV}\) approximate total range).
Note: Other circuit component values can be used with valid results.

\section*{APPLICATIONS}

\section*{ECG AMPLIFIER}

Although the features of the circuit shown in Figure 6 are important in patient monitoring applications, they may also be useful in other applications. The input circuitry uses an external. low quiescent current op amp (OPA21 type) powered by the isolated power of the input stage to form a high impedance instrumentation amplifier input (true three-wire input). \(R_{3}\) and \(R_{4}\) give the input stage amplifier of the 3656 a noninverting gain of 10 and an inverting gain of \(-9 . R_{1}\) and \(R_{2}\) give the external amplifier a noninverting gain of \(1+19\). The inputs are applied to the noninverting inputs of the two amplifiers and the composite input stage amplifier has a gain of 10 .
The \(330 \mathrm{k} \Omega\), 1 W , carbon resistors and diodes \(\mathrm{D}_{1}-\mathrm{D}_{4}\) provide protection for the input amplifiers from defibrillation pulses.
The output stage in Figure 6 is configured to provide a bandpass filter with a gain of \(22.7(68 \mathrm{M} \Omega / 3 \mathrm{M} \Omega)\). The high-pass section \((0.05 \mathrm{~Hz}\) cutoff) is formed by the \(1 \mu \mathrm{~F}\) capacitor and \(2 \mathrm{M} \Omega\) resistor which are connected in series between the output demodulator and the inverting input of the output stage amplifier. The low-pass section ( 100 Hz cutoff) is formed by the \(68 \mathrm{M} \Omega\) resistor and 22 pF capacitor located in the feedback loop of the output stage. The diodes provide for quick recovery of the highpass filter to overvoltages at the input. The \(100 \mathrm{k} \Omega\) pot and the \(100 \mathrm{M} \Omega\) resistor allow the output voltage to be trimmed to compensate for increased offset voltage caused by unbalanced impedances seen by the inputs of the output stage amplifier.
In many modern electrocardiographic systems, the


FIGURE 6. ECG Amplifier.


FIGURE 7. Driven Right-Leg ECG Amplifier.
patient is not grounded. Instead, the right-leg electrode is connected to the output of an auxiliary operational amplifier as shown in Figure 7. In this circuit, the common-mode voltage on the body is sensed by the two averaging resistors \(\mathrm{R}_{1}\) and \(\mathrm{R}_{2}\), inverted, amplified, and fed back to the right-leg through resistor \(\mathrm{R}_{4}\). This. negative feedback drives the common-mode voltage to a low value. The body's displacement current \(i_{d}\) does not flow to ground, but rather to the output circuit of \(\mathrm{A}_{3}\). This reduces the pickup as far as the ECG amplifier is concerned and effectively grounds the patient.

The value of \(R_{4}\) should be as large as practical to isolate the patient from ground. The resistors \(R_{3}\) and \(R_{4}\) may be selected by these equations:
\[
\begin{gathered}
\mathrm{R}_{3}=\left(\mathrm{R}_{1} / 2\right)\left(\mathrm{V}_{\mathrm{o}} / \mathrm{V}_{\mathrm{CM}}\right) \text { and } \mathrm{R}_{4}=\left(\mathrm{V}_{\mathrm{CM}}-\mathrm{V}_{\mathrm{o}}\right) / \mathrm{l}_{\mathrm{d}} \\
\left(-10 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{o}} \leqslant+10 \mathrm{~V} \text { and }-10 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{CM}} \leqslant+10 \mathrm{~V}\right)
\end{gathered}
\]
where \(V_{o}\) is the output voltage of \(A_{3}\) and \(V_{C M}\) is the common-mode voltage between the inputs \(L_{A}\) and \(R_{A}\) and the input common at pin 3 of the 3656.
This circuit has the added benefit of having higher common-mode rejection than the circuit in Figure 6 (approximately 10 dB improvement).

\section*{BIPOLAR CURRENT OUTPUT}

The three-port capability of the 3656 can be used to implement a current output isolation amplifier function, usually difficult to implement when grounded loads are involved. The circuit is shown in Figure 8 and the following equations apply:
\[
\begin{gathered}
\mathrm{G}=\mathrm{I}_{\mathrm{OLI} /} / \mathrm{V}_{\mathrm{IN}}=1+\frac{\mathrm{R}_{\mathrm{I}}}{\mathrm{R}_{\mathrm{A}}} \times \frac{\mathrm{R}_{2}}{\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right) \cdot \mathrm{R}_{\mathrm{S}}} \\
\mathrm{I}_{\mathrm{OLT}} \leqslant \pm 2.5 \mathrm{~mA} \\
\mathrm{~V}_{\mathrm{L}} \leqslant \pm 4 \mathrm{~V}(\text { compliance }) \\
\mathrm{R}_{\mathrm{I}} \leqslant 1.6 \mathrm{k} \Omega \\
\mathrm{R}_{\mathrm{F}}+\mathrm{R}_{\mathrm{A}}=\mathrm{R}_{1}+\mathrm{R}_{2} \leqslant 2 \mathrm{M} \Omega
\end{gathered}
\]

\section*{CURRENT OUTPUT - LARGER UNIPOLAR CURRENTS}

A more practical version of the current output function is shown in Figure 9. If the circuit is powered from a source greater than 15 V as shown, a three-terminal regulator should be used to provide 15 V for the pulse generator (pins 19 and 20). The input stage is configured as a unity gain buffer, although other configurations such as current input could be used. The circuit uses the isolation feature between the output stage and the primary power supply to generate the output current configuration that can work into a grounded load. Note that the output transistors can only drive positive current into the load. Bipolar current output would require a second transistor and dual supply.

\section*{ISOLATED 4mA TO 20mA OUTPUT}

Figure 10 shows the circuit of an expanded version of the isolated current output function. It allows any input voltage range to generate the 4 mA to 20 mA output excursion and is also capable of zero suppression. The "span" (gain) is adjusted by \(\mathrm{R}_{2}\) and the "zero" ( 4 mA output for minimum input) is set by the \(200 \mathrm{k} \Omega\) pot in the output stage. A three-terminal 5 V reference is used to provide a stable 4 mA operating point. The reference is


FIGURE 8. Bipolar Current Output.
connected to insert an adjustable bias between the demodulator output and the noninverting input of the output stage.

\section*{DIFFERENTIAL INPUT}

Figure 11 shows the proper connections for differential input configuration. The 3656 is capable of operating in this input configuration only for floating loads (i.e., the source \(V_{\text {IN }}\) has no connection to the ground reference established at pin 3). For this configuration the usual \(2 \mathrm{M} \Omega\) resistor used in the input stage is split into two halves, \(R_{1}\) and \(R_{F-}\). The demodulator load (seen by pin 10 with respect to pın 3 ) is still \(2 \mathrm{M} \Omega\) for the floating load as shown. Notice pin 19 is common in Figure 11 whereas pin 20 is common in previous figures.

\section*{SERIES STRING SOURCE}

Figure 12 shows a situation where a small voltage, which is part of a series string of other voltages, must be


FIGURE 9. Isolated 1 to \(5 \mathrm{~V}_{\text {IN }} / 4\) to 20 mA Iout.
measured. The basic problem is that the small voltage to be measured is 500 V above the system ground (i.e., a system common-mode voltage of 500 V exists). The circuit converts this system CMV to an amplifier isolation mode voltage. Thus, the isolation voltage ratings and isolation-mode rejection specifications apply.

\section*{IMPROVED INPUT CHARACTERISTICS}

In situations where it is desired to have better DC input a mplifier characteristics than the 3656 normally provides it is possible to add a precision operational amplifier as shown in Figure 13. Here the instrumentation grade Burr-Brown 3510 is supplied from the isolated power of the input stage. The 3656 is configured as a unity-gain buffer. The gain of the 3510 stage must be chosen to limit its full scale output voltage to 5 V and avoid overdriving the 3656 's demodulators. Since the 3656 draws a


FIGURE 10. Isolated 4 mA to 20 mA lour.


FIGURE 11. Differential Input, Floating Source.
significant amount of supply current, extra filtering for the input supply is required as shown \((2 \times 0.47 \mu \mathrm{~F})\).

\section*{ELECTROMAGNETIC RADIATION}

The transformer coupling used in the 3656 for isolation makes the 3656 a source of electromagnetic radiation unless it is properly shielded. Physical separation


FIGURE 12. Series Source.
between the 3656 and sensitive components may not give sufficient attenuation by itself. In these applications the use of an electromagnetic shield is a must. A shield, Burr-Brown 100 MS , is specially designed for use with the 3656 package. Note that the offset voltage appearing at pin 15 may change by 4 mV to 12 mV with use of the shield; however, this can be trimmed (see Offset Trimming section).


FIGURE 13. Isolator for Low-Level Signals.


\section*{ANALOG CIRCUIT FUNCTIONS}

Analog circuits act as building blocks with which to perform a variety of instrumentation, computation, and control functions. They provide a broad range of versatile, proven, and ready to use computational functions for the designer to use in developing simple or complex systems. The analog circuit functions include multipliers, dividers, multifunction converters, true rms-toDC converters, logarithmic amplifiers, voltage and window comparators, peak detectors, precision oscillators, and filters. The multifunction converters also provide multiply, divide, square root, exponentiation, roots, sine, cosine, arctangent, vector magnitude rms-to-DC and logarithmic amplifier functions.
The availability of these relatively complex functions as precise, versatile, easy-to-use, low-cost building blocks has broadened the scope of practical analog circuit systems and greatly simplified analog circuit designs. The names of most analog circuit functions are self-explanatory and describe the main functions they perform.
The functions are used mostly for processing and/or conditioning of analog signals, and for simulation of algebraic and/or trigonometric analog computations. The variety of applications these functions are effectively used for, are limited only by the designer's creative imagination. Some of the interesting applications where analog circuit functions have found wide acceptance are listed in the table on the following page.

Analog simulation
Algebraic and trigonometric computations
Power series approximation, function fitting and linearizing
Analog wave shaping
VCO and AGC applications
Vector computation
Power and energy measurements
Modulation and demodulation
Signal compression
Log-antilog-log ratio computations
Light-related measurements
Analog signal conditioning
instrumentation and control systems
Test equipment
Transducer excitation
Signal reference
Alarm circuits
Bang-bang control applications
Control of limit stops
Analog memory and peak detection

Multiplier, Divider, Multifunction Converter, Logarithmic Amplifier, Oscillator

Multiplier, Divider
Multifunction Converter, Multiplier
Multiplier, rms-to-DC Converter
Multiplier, Divider
Logarithmic Amplifier
Logarithmic Amplifier
Logarithmic Amplifier
All circuit functions
All circuit functions
All circuit functions
Oscillator
Oscillator
Voltage and Window Comparators
Voltage and Window Comparators
Voltage and Window Comparators
Peak Detection

\section*{ANALOG CIRCUIT FUNCTIONS SELECTION GUIDES}

The Selection Guides show parameters for the high grade. Refer to the Product Data Sheet for a full selection of grades. Models shown in boldface are new products introduced since publication of the previous Burr-Brown IC Data Book.

\section*{MULTIPLIERS/DIVIDERS}

You can select accuracy from \(0.25 \%\) max and up from this complete line of integrated circuit multipliers. Most provide full four-quadrant multiplication. All are laser-trimmed for accuracy-no trim pots are needed to meet specified performance. These compact models bring the cost of high performance down to acceptable levels.
\begin{tabular}{lllllllllll}
\hline Model & Transfer Function & \begin{tabular}{l} 
Error at \\
\(+25^{\circ} \mathrm{C}\) \\
max \((\%)\)
\end{tabular} & \begin{tabular}{l} 
Temp \\
Coeff \\
\(\left(\% /{ }^{\circ} \mathrm{C}\right)\)
\end{tabular} & \begin{tabular}{l} 
Feed- \\
through \\
\((\mathrm{mV})\)
\end{tabular} & \begin{tabular}{l} 
Offset \\
Voltage \\
\((\mathrm{mV})\)
\end{tabular} & \begin{tabular}{l} 
1\% \\
BW \\
\((\mathrm{kHz})\)
\end{tabular} & \begin{tabular}{l} 
Temp \\
Range
\end{tabular} & Pkg & Page
\end{tabular}

NOTE: (1) \(\mathrm{Com}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\), Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{SPECIAL FUNCTIONS}

This group of models offers many different functions that are the quick, easy way to solve a wide variety of analog computational problems. Most are in integrated circuit packages and are laser-trimmed for excellent accuracy.
SPECIAL FUNCTIONS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Function & Model & Description & Comments & Temp Range \({ }^{(1)}\) & Pkg & Page \\
\hline \multirow[t]{2}{*}{Multifunction Converter} & 4302 & \begin{tabular}{l}
\(Y(Z / X)^{m}\) \\
This function may be used to multiply, divide, raise to powers, take roots and form sine and cosine functions.
\end{tabular} & Plastic Package. & Ind & DIP & 5-109 \\
\hline & LOG100 & \(K \log \left(1, I_{2}\right)\) & \begin{tabular}{l}
Optimized for log ratio of current inputs. \\
Specified over six decades of input (1nA to 1 mA ), 55 mV total error, \(0.25 \%\) log conformity.
\end{tabular} & Com & DIP & 5-18 \\
\hline Logarithmic Amplifier & \[
\begin{aligned}
& 4127 \mathrm{G} \\
& 4127 \mathrm{P}
\end{aligned}
\] & \(\mathrm{KLOg}\left(1,1 / \mathrm{I}_{\text {REF }}\right)\) & A more versatile part that contains an internal reference and a current inverter. 1\% and \(0.5 \%\) accuracy. & Com Com & \begin{tabular}{l}
DIP \\
DIP
\end{tabular} & \[
\begin{aligned}
& 5-102 \\
& 5-102
\end{aligned}
\] \\
\hline \multicolumn{2}{|l|}{434
\[
\sqrt{\frac{1}{T} \int_{0}^{T} E_{\mathbb{N}}^{2}(t) d t}
\]} & True rms-to-DC conversion based on a log-antilog occupational approach. & Some external trimming required. Lower cost in plastic package. Pin compatible with 4340. & Ind & DIP & 5-115 \\
\hline Peak Detector & 4085 & This is an analog memory circuit that holds and provides readout of a DC voltage equal to peak value of a complex input waveform. & Digital mode control provides reset capability and allows selection of peaks within a desired time interval. Maybe used to make peak-to-peak detector. & Com, Ind & DIP & 5-94 \\
\hline
\end{tabular}

NOTE: (1) \(\mathrm{Com}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\), Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{DIVIDERS}

Using a special log/antilog committed divider design overcomes the major problem encountered when trying to use a multiplier in a divider circuit. Outstanding accuracy is maintained even at very low denominator voltages.

\section*{DIVIDERS}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Model & Transfer Function & \begin{tabular}{l}
Input \\
Range
\end{tabular} & Accuracy
\[
D=250 \mathrm{mV}
\]
\[
\max (\%)
\] & Temp Coeff (\%/ \({ }^{\circ} \mathrm{C}\) ) & \[
\begin{aligned}
& 0.5 \% \\
& \text { BW } \\
& (\mathrm{kHz})
\end{aligned}
\] & Rated Output, min & Temp Range \({ }^{(1)}\) & Pkg & Page \\
\hline DIV100P & \(10 \times N / D\) & \[
\begin{aligned}
& 250 \mathrm{mV} \\
& \text { to } 10 \mathrm{~V}
\end{aligned}
\] & 0.25 & 0.2 & 15 & \(\pm 10 \mathrm{~V}, \pm 5 \mathrm{~mA}\) & Ind & DIP & 5-10 \\
\hline
\end{tabular}

NOTE: (1) Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{FREQUENCY PRODUCTS}

This group of products consists of precision oscillators and active filters for both signal generation and attenuation. Both fixed frequency and userselected frequency units are available.

\section*{FREQUENCY PRODUCTS}
\begin{tabular}{llllllll}
\hline Function & Model & Description & Comments & \begin{tabular}{l} 
Temp \\
Range \(^{(1)}\)
\end{tabular} & Pkg & Page
\end{tabular}

NOTE: Com \(=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\), Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\section*{VOLTAGE REFERENCE}

These products are precision voltage references that provide \(\mathrm{a}+10 \mathrm{~V}\) output. The output can be adjusted with minimal effect on drift or stability.

VOLTAGE REFERENCE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Model} & \multirow[b]{2}{*}{Output (V)} & \multirow[t]{2}{*}{Min Output (mA)} & \multirow[t]{2}{*}{Max Drift (ppm/ \({ }^{\circ} \mathrm{C}\) )} & \multicolumn{2}{|l|}{Power Supply} & \multirow[t]{2}{*}{Temp Range \({ }^{(1)}\)} & \multirow[b]{2}{*}{Pkg} & \multirow[b]{2}{*}{Page} \\
\hline & & & & (V) & (mA) & & & \\
\hline REF10M & \(\pm 10.00 \pm 0.005\) & 10 & 1 & +13.5/35 & 4.5 & Com & TO-99 & 5-49 \\
\hline REF101M & \(\pm 10.00 \pm 0.005\) & 10 & 1 & +13.5/35 & 4.5 & Com & TO-99 & 5-55 \\
\hline
\end{tabular}

NOTE: (1) \(\mathrm{Com}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{CURRENT REFERENCE} & \multicolumn{2}{|l|}{Boldface \(=\) NEW} \\
\hline Model & Output I ( \(\mu \mathrm{A}\) ) & Compliance & Max Drift (ppm/ \({ }^{\circ} \mathrm{C}\) ) & Comments & Temp Range \({ }^{(1)}\) & Pkg & Page \\
\hline REF200M, P & \[
\begin{aligned}
& \text { Dual } \\
& 100 \pm 0.5
\end{aligned}
\] & 2.5V to 40V & 25 & Includes 0.5\% accurate current mirror & Ind & \[
\begin{aligned}
& \text { DIP, } \\
& \text { TO-99 }
\end{aligned}
\] & 5-63 \\
\hline
\end{tabular}

NOTE: ( \(\uparrow\) ) Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).

\title{
Precision ANALOG MULTIPLIER
}

\section*{FEATURES}
- \(\pm 0.5 \%\) MAX FOUR-QUADRANT ERROR
- ADJUSTABLE SCALE FACTOR: GAINS TO 10X
- STABLE AND RELIABLE MONOLITHIC CONSTRUCTION
- LOW COST
- LOW NOISE

\section*{DESCRIPTION}

The AD632 is a high accuracy, general purpose four-quadrant analog multiplier. Its accurate lasertrimmed transfer characteristics enable it to be used in a wide variety of applications with a minimum of external parts and trimming circuitry. Its differential \(\mathrm{X}, \mathrm{Y}\), and Z inputs allow configuration as a multiplier, squarer, divider, square-rooter, and other functions while maintaining high accuracy.
Its features such as low temperature coefficients, excellent supply rejection and long-term stability of

\section*{APPLICATIONS}

\section*{- PRECISION ANALOG-SIGNAL PROCESSING \\ - VOLTAGE-CONTROLLED FILTERS AND OSCILLATORS \\ - Algebraic and trigonometric function SYNTHESIS \\ - RATIO AND PERCENTAGE COMPUTATION}
the on-chip thin-film resistors and reference circuitry maintain accuracy even under unfavorable conditions. The low noise of the AD632 enhances its use as a variable-gain differential-input amplifier with high common-mode rejection.
The AD632 has improved specifications over other industry standard devices. An accurate internal voltage reference provides precise setting of the scale factor. The differential \(\mathbf{Z}\) input allows user-selected scale factors from 0.1 to 10 using external feedback resistors.


\footnotetext{
International Airport Industrial Park • P.0. Box 11400 • Tucson, Arizona \(85734 \bullet\) Tel.: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-649
}

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

At \(T_{A}=+25^{\circ} \mathrm{C} R_{\mathrm{L}} \geq \mathbf{2 k} \Omega\) and \(\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}\) unless otherwise specified.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
MODEL \\
PARAMETER
\end{tabular}} & \multicolumn{3}{|c|}{AD632A} & \multicolumn{3}{|c|}{AD632B} & \multicolumn{3}{|c|}{AD6328} & \multicolumn{3}{|c|}{AD632T} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
MULTIPLIER PERFORMANCE \\
Transfer Function \\
Total Error \({ }^{(1)}(-10 \mathrm{~V} \leq \mathrm{X}, \mathrm{Y} \leq+10 \mathrm{~V})\) \\
\(T_{A}=\min\) to \(\max\) \\
Total Error vs. Temperature \\
Scale Factor Error
\[
(S F=10.000 \mathrm{~V} \text { Nominal })^{(2)}
\] \\
Temperature Coefficient of Scaling Voltage \\
Supply Rejection ( \(\pm 15 \mathrm{~V}, \pm 1 \mathrm{~V}\) ) \\
Nonlinearity' \(X(X=20 \mathrm{Vp}-\mathrm{p}, \mathrm{Y}=10 \mathrm{~V})\)
\[
Y(Y=20 \mathrm{Vp}-\mathrm{p}, \mathrm{X}=10 \mathrm{~V})
\] \\
Feedthrough \({ }^{(3)}, X(Y\) Nulled,
\[
X=20 \mathrm{Vp}-\mathrm{p} 50 \mathrm{~Hz})
\] \\
Feedthrough \({ }^{(3)}, Y(X\) Nulled,
\[
Y=20 \mathrm{Vp}-\mathrm{p} 50 \mathrm{~Hz})
\] \\
Output Offset Voltage \\
Output Offset Voltage Drift
\end{tabular} & & \[
\begin{aligned}
& \frac{\left.x_{2}\right)\left(Y_{1}-\right.}{10 \mathrm{~V}} \\
& \\
& \pm 025 \\
& \\
& \pm 002 \\
& \pm 001 \\
& \pm 008 \\
& \pm 001 \\
& \\
& \pm 015 \\
& \\
& \pm 001 \\
& \pm 5 \\
& 200
\end{aligned}
\] & \[
\begin{gathered}
+Z_{2} \\
\pm 1.0 \\
\pm 1.5 \\
\pm 0.02 \\
\\
\pm 05 \\
\\
\pm 03 \\
\pm 0.1 \\
\pm 30 \\
400
\end{gathered}
\] & & \begin{tabular}{l}
\(\pm 01\) \\
\(\pm 005\) \\
\(\pm 2\)
\end{tabular} & \[
\begin{gathered}
\pm 0.5 \\
\pm 1.0 \\
\pm 0.01 \\
\\
\pm 025 \\
\pm 01 \\
\pm 0.15 \\
* \\
\pm 15
\end{gathered}
\] & &  & \[
\pm 2.0
\]
\[
\begin{gathered}
* \\
* \\
* \\
* \\
* \\
500
\end{gathered}
\] & & \begin{tabular}{l}
\(\pm 0.1\) \\
* \\
* \\
* \\
\(\pm 005\) \\
\(\pm 2\)
\end{tabular} & \[
\begin{gathered}
\pm 0.5 \\
\pm 1.0 \\
\pm 0.01 \\
\\
\pm 0005 \\
\pm 025 \\
\pm 01 \\
\pm 015 \\
\\
* \\
\pm 15 \\
300
\end{gathered}
\] & \[
\begin{gathered}
\% \\
\% \\
\% /{ }^{\circ} \mathrm{C} \\
\% \\
\% \\
\% /{ }^{\circ} \mathrm{C} \\
\% \\
\% \\
\% \\
\% \\
\% \\
m \mathrm{~V} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DYNAMICS \\
Small Signal BW, (Vout \(=01 \mathrm{Vrms}\) ) \\
1\% Amplitude Error (Cload \(=1000 \mathrm{pF}\) ) \\
Slew Rate (Vout 20Vp-p) \\
Settling Time (to \(1 \%, \Delta V_{O U T}=20 \mathrm{~V}\) )
\end{tabular} & & \begin{tabular}{c}
1 \\
50 \\
20 \\
2 \\
\hline
\end{tabular} & & & * & & & * & & & * & & \begin{tabular}{l}
MHz \\
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{s}\)
\end{tabular} \\
\hline \begin{tabular}{l}
NOISE \\
Noise Spectral Density
\[
\begin{aligned}
& S F=10 V \\
& S F=3 V^{(4)}
\end{aligned}
\] \\
Wideband Noise.
\[
\begin{aligned}
& A=10 \mathrm{~Hz} \text { to } 5 \mathrm{MHz} \\
& P=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}
\end{aligned}
\]
\end{tabular} & & \[
\begin{aligned}
& 0.8 \\
& 0.4 \\
& 1.0 \\
& 90
\end{aligned}
\] & & & * & & & * & & & * & & \begin{tabular}{l}
\(\mu \mathrm{V} / \sqrt{\mathrm{Hz}}\) \\
\(\mu \mathrm{V} / \sqrt{\mathrm{H} z}\) \\
\(\mu\) Vrms \\
\(\mu\) Vrms
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT \\
Output Voltage Swing \\
Output Impedance ( \(\mathrm{f} \leq 1 \mathrm{kHz}\) ) \\
Output Short Circuit Current \\
( \(\mathrm{R}_{\mathrm{L}}=0, \mathrm{~T}_{\mathrm{A}}=\) min to max) \\
Amplifier Open Loop Gaın ( \(\mathrm{f}=50 \mathrm{~Hz}\) )
\end{tabular} & \(\pm 11\) & \[
\begin{aligned}
& 0.1 \\
& 30 \\
& 70
\end{aligned}
\] & & * & * & & * & * & & * & * & & \[
\begin{aligned}
& V \\
& \Omega \\
& \mathrm{~mA} \\
& \mathrm{~dB}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
INPUT AMPLIFIERS ( \(\mathbf{X}, \mathbf{Y}\) and \(\mathbf{Z}\) ) \\
Input Voltage Range \\
Differential \(\mathrm{V}_{\mathrm{IN}}\left(\mathrm{V}_{\mathrm{CM}}=0\right)\) \\
Common-Mode \(\mathrm{V}_{\text {IN }}\left(\mathrm{V}_{\text {DIFF }}=0\right)\) \\
Offset Voltage X, Y \\
Offset Voltage Drift \(X, Y\) \\
Offset Voltage Z \\
Offset Voltage Drift Z \\
CMRR \\
Bias Current \\
Offset Current \\
Differential Resistance
\end{tabular} & 60 & \[
\begin{gathered}
\pm 10 \\
\pm 12 \\
\pm 5 \\
100 \\
\pm 5 \\
200 \\
80 \\
08 \\
0.1 \\
10
\end{gathered}
\] & \[
\begin{gathered}
\pm 20 \\
\pm 30 \\
400 \\
2
\end{gathered}
\] & 70 & \[
\begin{gathered}
* \\
* \\
\pm 2 \\
50 \\
\pm 2 \\
100 \\
90 \\
* \\
* \\
* \\
*
\end{gathered}
\] & \[
\begin{aligned}
& \pm 10 \\
& \pm 15 \\
& 200
\end{aligned}
\] & * &  & \[
\begin{gathered}
* \\
* \\
500 \\
*
\end{gathered}
\] & 70 & \[
\begin{aligned}
& \pm 2 \\
& 150 \\
& \pm 2 \\
& 90
\end{aligned}
\] & \[
\begin{aligned}
& \pm 10 \\
& \pm 15 \\
& 300
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mathrm{~dB} \\
\mu \mathrm{~A} \\
\mu \mathrm{~A} \\
\mathrm{M} \Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DIVIDER PERFORMANCE \\
Transfer Function ( \(X_{1}>X_{2}\) ) \\
Total Error \({ }^{(1)}\)
\[
\begin{aligned}
& X=10 V,-10 V \leq Z \leq+10 V \\
& X=1 V,-1 V \leq Z \leq+1 V \\
& 0.10 V \leq X \leq 10 V,-10 V \leq Z \leq 10 V
\end{aligned}
\]
\end{tabular} & & \[
\begin{aligned}
& \frac{\left(Z_{2}-Z_{1}\right)}{\left.1-X_{2}\right)} \\
& \pm 075 \\
& \pm 20 \\
& \pm 20
\end{aligned}
\] & & & \[
\begin{gathered}
\pm 035 \\
\pm 10 \\
\pm 10
\end{gathered}
\] & & &  & & & \[
\begin{gathered}
\pm 0.35 \\
\pm 10 \\
\pm 1.0
\end{gathered}
\] & & \[
\begin{aligned}
& \% \\
& \% \\
& \% \\
& \%
\end{aligned}
\] \\
\hline \begin{tabular}{l}
SQUARER PERFORMANCE \\
Transfer Function \\
Total Error ( \(-10 \mathrm{~V} \leq \mathrm{X} \leq 10 \mathrm{~V}\) )
\end{tabular} & & \[
\begin{gathered}
\frac{\left.-X_{2}\right)^{2}}{10 V)} \\
\pm 06
\end{gathered}
\] & & & \[
\pm 03
\] & & &  & & & \[
\pm 03
\] & & \% \\
\hline SQUARE-ROOTER PERFORMANCE Transfer Function, \(\left(\mathbf{Z}_{1} \leq \mathbf{Z}_{2}\right)\) Total Error ( \(1 \mathrm{~V} \leq \mathrm{Z} \leq 10 \mathrm{~V}\) ) & & \[
\begin{gathered}
\\
Z_{2}-Z_{1} \\
\pm 10 \\
\hline
\end{gathered}
\] & \(+x_{2}\) & & \[
\pm 05
\] & & & * & & & \[
\begin{gathered}
* \\
\pm 0.5
\end{gathered}
\] & & \% \\
\hline \begin{tabular}{l}
POWER SUPPLY SPECIFICATIONS \\
Supply Voltage Rated Performance Operating \\
Supply Current, Quiescent
\end{tabular} & \(\pm 8\) & \[
\begin{gathered}
\pm 15 \\
4
\end{gathered}
\] & \(\pm 20\)
6 & * & * & * & * & * & \(\pm{ }_{*}{ }^{22}\) & * & * & \(\pm{ }_{*}{ }^{*}\) & \[
\begin{gathered}
V \\
V \\
m A
\end{gathered}
\] \\
\hline
\end{tabular}
*Specification same as AD632A.
NOTES: (1) Numbers given are percent of full-scale, \(\pm 10 \mathrm{~V}\) (i.e., \(0.01 \%=1 \mathrm{mV}\) ). (2) May be reduced down to 3 V using external resistor between -V s and SF (3) Irreducible component due to nonlinearity excludes effect of offsets (4) Using external resistor adjusted to give \(\mathrm{SF}=3 \mathrm{~V}\)

MECHANICAL


\section*{ORDERING INFORMATION}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|r|}{AD632 () ()} \\
\hline Basic Model Number & \\
\hline Performance Grade & \\
\hline A, B \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \\
\hline S, T \(\quad-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \\
\hline Package Designator & \\
\hline H TO-100 metal can & \\
\hline D 14-pin ceramic DIP & \\
\hline
\end{tabular}

\section*{PIN CONFIGURATION (TOP VIEW)}


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Parameter } & AD632A, B & AD632S, T \\
\hline Power Supply Voltage & \(\pm 18\) & \(\pm 22\) \\
Power Dissipatıon & 500 mW & \(*\) \\
Output Short-Cırcuit to Ground & Indefinite & \(*\) \\
Input Voltage (all X, Y, and Z) & \(\pm \mathrm{V}_{\mathrm{s}}\) & \(*\) \\
Operatıng Temperature Range & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & \(*\) \\
Lead Temperature (10s solderıng) & \(300^{\circ} \mathrm{C}\) & \(*\) \\
\hline
\end{tabular}
*Specificatıon same as AD632A

\section*{TYPICAL PERFORMANCE CURVES}
\(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}\) unless otherwise noted.


FREQUENCY RESPONSE VS DIVIDER DENOMINATOR INPUT VOLTAGE



\section*{THEORY OF OPERATION}

\section*{BASIC MULTIPLIER CONNECTION}

Figure 1 shows the basic connection as a multiplier. Accuracy is fully specified without any additional usertrimming circuitry. Some applications can benefit from trimming one or more of the inputs. The fully-differential inputs facilitate referencing the input quantities to the source-voltage-common terminal for maximum accuracy. They also allow use of simple offset voltage-trimming circuitry as shown on the \(X\) input.
The differential Z input allows an offset to be summed in \(V_{\text {out. }}\) In basic multiplier operation the \(Z_{2}\) input serves as the output-voltage reference and should be connected to the ground reference of the driven system for maximum accuracy.


FIGURE 1. Basic Multiplier Connection.
Figure 2 shows a method of changing the effective SF of the overall circuit using an attenuator in the feedback connection to \(\mathrm{Z}_{1}\). This method puts the output amplifier in a higher gain and is thus accompanied by a reduction in bandwidth and an increase in output offset voltage. The larger output offset may be reduced by applying a


FIGURE 2. Connections for Scale-Factor of Unity.
trimming voltage to the high impedance input, \(\mathrm{Z}_{2}\).

\section*{DIVIDER OPERATION}

The AD632 can be configured as a divider as shown in Figure 3. High-impedance differential inputs for the numerator and denominator are achieved at the Z and X inputs respectively. Feedback is applied to the \(Y_{2}\) input, and \(Y_{1}\) is normally referenced to output ground. Alternatively, as the transfer function implies, an input applied to \(Y_{1}\) can be summed directly to \(V_{\text {out }}\). Since the feedback connection is made to a multiplying input, the effective gain of the output op amp varies as a function of the denominator input voltage. Therefore the bandwidth of the divider function is proportional to the denominator voltage (see Typical Performance Curves).
Accuracy of the divider mode typically ranges from \(0.75 \%\) to \(2.0 \%\) for a 10 to 1 denominator range depending on device grade. Accuracy is primarily limited by inputoffset voltages and can be significantly improved by trimming the offset of the X input. A trim voltage of \(\pm 3.5 \mathrm{mV}\) applied to the "low side" X input ( \(\mathrm{X}_{2}\) for positive input voltages on \(\mathrm{X}_{1}\) ) can produce similar accuracies over a 1000 to 1 denominator range. To trim, apply a signal which varies from 100 mV to 10 V at a low frequency (less than 500 Hz ) to both inputs. An offset sine wave or ramp is suitable. Since the ratio of the quantities should be constant, the ideal output would be a constant 10 V . Using AC coupling on an oscilloscope, adjust the offset control for minimum output voltage variation.


FIGURE 3. Basic Divider Connection.

\section*{ANALOG DIVIDER}

\section*{FEATURES}
- HIGH ACCURACY
0.25\% maximum error, \(40: 1\) denominator range
- TWO-QUADRANT OPERATION

Dedicated log-antilog technique
- EASY TO USE

Laser-trimmed to specified accuracy - no external resistors needed
- LOW COST
- DIP PACKAGE

\section*{DESCRIPTION}

The DIV100 is a precision two-quadrant analog divider offering superior performance over a wide range of denominator input. Its accuracy is nearly two orders of magnitude better than multipliers used for division. It consists of four operational amplifiers and logging transistors integrated into a single monolithic circuit and a laser-trimmed, thin-film resistor network. The electrical characteristics of these devices offer the user guaranteed accuracy without the need for external adjustment - the DIV100 is a complete, single package analog divider.

\section*{APPLICATIONS}
- DIVISION
- SQUARE ROOT
- RATIOMETRIC MEASUREMENT
- PERCENTAGE COMPUTATION
- TRANSDUCER AND BRIDGE LINEARIZATION
- AUTOMATIC LEVEL - AND GAIN - CONTROL
- vOLTAGE CONTROLLED AMPLIFIERS
- ANALOG SIMULATION

For those applications requiring higher accuracy than the DIV 100 specifies the capability for optional adjustment is provided. These adjustments allow the user to set scale factor, feedthrough, and outputreferred offsets for the lowest total divider error.
The DIV100 also gives the user a precision, temper-ature-compensated reference voltage for external use.
Designers of industrial process control systems, analytical instruments, or biomedical instrumentation will find the DIV100 easy to use and also a low cost, but highly accurate solution to their analog divider applications.


International Airport Industrial Park - P.0. Box 11400 - Tucson. Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: B8RCORP - Telex: 66-6491

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

Specifications at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) and \(\pm \mathrm{V} c \mathrm{C}=15 \mathrm{VDC}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline MODEL & & \multicolumn{3}{|c|}{DIV100HP} & \multicolumn{3}{|c|}{DIV100JP} & \multicolumn{3}{|c|}{DIV100KP} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline TRANSFER FUNCTION & & \multicolumn{3}{|c|}{\(\mathrm{V}_{0}=10 \mathrm{~N} / \mathrm{D}\)} & & * & & & * & & \\
\hline \multicolumn{12}{|l|}{ACCURACY \(\quad \mathrm{RL}_{\mathrm{L}} \geqslant 10 \mathrm{k} \Omega\)} \\
\hline  & \[
\begin{gathered}
025 \mathrm{~V} \leqslant D \leqslant 10 \mathrm{~V}, N \leqslant|D| \\
1 \mathrm{~V} \leqslant D \leqslant 10 \mathrm{~V}, \mathrm{~N} \leqslant|\mathrm{D}| \\
0.25 \mathrm{~V} \leqslant D \leqslant 1 \mathrm{~V}, N \leqslant|D| \\
025 \mathrm{~V} \leqslant D \leqslant 10 \mathrm{~V}, N \leqslant|D|
\end{gathered}
\] & & \[
\begin{gathered}
0.7 \\
0.02 \\
0.06 \\
0.15 \\
5
\end{gathered}
\] & 1.0
\(0.05(2)\)
\(022(2) 1\) & & 0.3
\(*\)
\(*\)
\(*\)
\(*\) & \(\stackrel{0.5}{*}\) & & 0.2
\(*\)
\(*\)
\(*\)
\(*\) & 0.25 & \begin{tabular}{l}
\% FSO(1) \\
\% FSO \(/{ }^{\circ} \mathrm{C}\) \\
\% FSO \(/{ }^{\circ} \mathrm{C}\) \\
\% FSO/\% \\
Minutes
\end{tabular} \\
\hline \multicolumn{12}{|l|}{AC PERFORMANCE \(\mathrm{D}=+10 \mathrm{~V}\)} \\
\hline \begin{tabular}{l}
Small-Sıgnal Bandwidth \\
0 5\% Amplitude Error \\
\(0.57^{\circ}\) Vector Error \\
Full-Power Bandwidth \\
Slew Rate \\
Settling Time \\
Overload Recovery
\end{tabular} & \[
\begin{gathered}
-3 \mathrm{~dB} \\
\text { Small-Signal } \\
\text { Small-Signal } \\
V_{0}= \pm 10 \mathrm{~V}, I_{0}= \pm 5 \mathrm{~mA} \\
\mathrm{VD}_{\mathrm{D}}= \pm 10 \mathrm{~V}, \mathrm{I}_{0}= \pm 5 \mathrm{~mA} \\
\epsilon=1 \%, \Delta V_{0}=20 \mathrm{~V} \\
50 \% \text { Output Overload }
\end{gathered}
\] & & \begin{tabular}{c}
350 \\
15 \\
1000 \\
30 \\
2 \\
15 \\
4 \\
\hline
\end{tabular} & & & * & & & * & &  \\
\hline \multicolumn{12}{|l|}{INPUT CHARACTERISTICS} \\
\hline \begin{tabular}{l}
Input Voltage Range \\
Numerator Denominator Input Resistance
\end{tabular} & \[
\begin{gathered}
N \leqslant|D| \\
D \geqslant+250 \mathrm{mV} \\
\text { Either Input }
\end{gathered}
\] & \[
\begin{array}{r} 
\pm 10 \\
+10
\end{array}
\] & 25 & & * & * & & * & * & & \(V\)
\(V\)
\(k \Omega\) \\
\hline \multicolumn{12}{|l|}{OUTPUT CHARACTERISTICS} \\
\hline \begin{tabular}{l}
Full-Scale Output (FSO) \\
Rated Output \\
Voltage \\
Current \\
Current Limit \\
Positive \\
Negative
\end{tabular} & \[
\begin{aligned}
& \mathrm{I}_{0}= \pm 5 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}
\end{aligned}
\] & \[
\begin{gathered}
\pm 10 \\
\pm 10 \\
\pm 5
\end{gathered}
\] & \[
\begin{aligned}
& 15 \\
& 19 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 20(2) \\
& 23(2)
\end{aligned}
\] & * & * & & * & * & & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mathrm{~mA} \\
\mathrm{~mA} \\
\mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{12}{|l|}{OUTPUT NOISE VOLTAGE \(\mathrm{N}=0 \mathrm{~V}\)} \\
\hline \[
\begin{aligned}
\mathrm{f}_{\mathrm{B}} & =10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\
\mathrm{D} & =+10 \mathrm{~V} \\
D & =+250 \mathrm{mV}
\end{aligned}
\] & & & 370
1 & & & * & & & * & & \(\mu \mathrm{V}\), rms mV , rms \\
\hline \multicolumn{12}{|l|}{REFERENCE VOLTAGE CHARACTERISTICS \(\mathrm{R}_{\mathrm{L}} \geqslant 10 \mathrm{M} \Omega\)} \\
\hline ```
Output Voltage
    Initial
    vs. Supply
    Temperature Coefficient
Output Resistance
``` & At \(+25^{\circ} \mathrm{C}\) & 6.3(2) & 6.6
\(\pm 25\)
\(\pm 50\)
3 & \(69(2)\) & * & *** & * & * & * & * & \[
\begin{gathered}
\mathrm{V} \\
\mu \mathrm{~V} / \mathrm{V} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{k} \Omega \\
\hline
\end{gathered}
\] \\
\hline \multicolumn{12}{|l|}{POWER SUPPLY REQUIREMENTS} \\
\hline Rated Voltage Operatıng Range Quiescent Current Positive Supply Negative Supply & Derated Performance & \(\pm 12\) & \[
\begin{array}{|c|}
\hline \pm 15 \\
\\
5 \\
8 \\
\hline
\end{array}
\] & \[
\begin{gathered}
\pm 20 \\
7(2) \\
10(2)
\end{gathered}
\] & * & * & * & * & * & * & \begin{tabular}{l}
VDC VDC \\
mA \\
mA
\end{tabular} \\
\hline \multicolumn{12}{|l|}{AMBIENT TEMPERATURE RANGE} \\
\hline Specification Operatıng Range Storage & Derated Performance & 0
-25
-40 & & +70
+85
+85 & * & & * & * & & * & \(\circ\)
\({ }^{\circ} \mathrm{C}\)
\({ }^{\circ} \mathrm{C}\)

C \\
\hline
\end{tabular}

NOTES: (1) FSO is the abbreviation for Full Scale Output. (2) This parameter is untested and is not guaranteed. This specification is established to a \(90 \%\) confidence level. (3) See General Information section for discussion. (4) For supply voltages less than \(\pm 20 \mathrm{VDC}\), the absolute maximum input voltage is equal to the supply voltage. (5) Short-circuit may be to ground only. Rating applies to an ambient temperature of \(+38^{\circ} \mathrm{C}\) at rated supply voltage.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|}
\hline \multirow[t]{8}{*}{Supply \(\qquad\) Internal Power Dissipation \({ }^{(3)}\) \(\qquad\) Input Voltage Range \({ }^{(4)}\) Storage Temperature Range \(\qquad\) Operating Temperature Range ... \(\qquad\) Lead Temperature (soldering, 10 seconds) Output Short-Circuit Duration \({ }^{(33)(8)}\) Junction Temperature. \(\qquad\)} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}

\section*{TYPICAL PERFORMANCE CURVES}

 DENOMINATOR FEEDTHROUGH VS DENOMINATOR FREQUENCY






OUTPUT NOISE VS DENOMINATOR VOLTAGE



Output Current. mA
NONLINEARITY VS
DENOMINATOR VOLTAGE


Denominator Voltage V







PIN CONFIGURATION

\section*{1 Gaın Error Adjust}

2 Output
3 -VCC
4 D Input Offset Adjust
5 Internally Connected to Pin 1 6 Internally Connected to Pin 14 7 Internally Connected to Pin 8
8 Reference Voltage
9 Denomınator (D) Input
10 Common
11 N Input Offset Adjust
12 Output Offset Adjust
13 Numerator ( N ) Input
\(14+\mathrm{VCC}\)

MECHANICAL
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\begin{tabular}{l}
CASE Epoxy \\
WEIGHT 27 Grams CONNECTOR 0145MC
\end{tabular}} & \multicolumn{2}{|l|}{\(\left\{\begin{array}{l}\text { DIV100HP } \\ \text { DIV100JP } \\ \text { DIV100KP }\end{array}\right.\)} &  & \begin{tabular}{l}
NOTE \\
Leads in true position within 0010 " 025 mm R at MMC at seatıng plane s Pin 1
\end{tabular} \\
\hline & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} & & \\
\hline DIM & MIN & MAX & MIN & MAX & \(\kappa\) k |l| \| \| & \\
\hline A & 790 & 810 & 20.07 & 2057 & & \\
\hline B & 490 & 510 & 1245 & 1295 & & \\
\hline c & 190 & 260 & 483 & 660 & & \\
\hline D & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{100 BASIC}} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{254 BASIC}} & \(\rightarrow 10+\mathrm{H}\) & \\
\hline G & & & & & & \\
\hline H & 130 & 115 & 203 & 292
762 & \(4{ }^{\text {cos }}\) & reference only Numbers are \\
\hline 1 & \multicolumn{2}{|l|}{300 BASIC} & \multicolumn{2}{|l|}{762 BASIC} &  & not marked on package \\
\hline R & 080 & 115 & 203 & 292 & & \\
\hline
\end{tabular}

\section*{DEFINITIONS}

\section*{TRANSFER FUNCTION}

I he ideal transter function tor the DIV100 is:

where: \(\mathbf{V}=\) Numerator input boltage
\(\mathrm{I}=\) Denominator input voltage
\(10=\) Internal scale factor
Fgure I shows the operating region over the specified numerator and denominator ranges. Note that below the minımum denominator voltage ( 250 mV ) operation is undetined


FIGURE 1. Operating Region.

\section*{ACCURACY}

Accuracy is specified as a percentage of full-scale output (FSO). It is derived from the total error specification.

\section*{TOTAL ERROR}

I otal error is the deviation of the actual output from the ideal quotient 10 N D expressed in percent of \(\mathrm{FSO}(10 \mathrm{~V})\); e.g. for the DIV100K:
\(\mathrm{V}_{\text {(wut tat tual) }}=\mathrm{V}_{\text {onu tudeal) }} \pm\) total error,
where. Total error \(=0.25\); \(;\) FSO \(=25 \mathrm{mV}\).
It represents the sum of all error terms normally associated with a divider: numerator nonlinearity, denomımator nonlınearity, scale-factor error, output-referred numerator and denominator offsets, and the offset due to the
output amplifier. Individual errors are not specified' because it is their sum that affects the user's application.

\section*{SMALL-SIGNAL BANDWIDTH}

Small-signal bandwidth is the frequency the output drops to \(70 \% ;(-3 \mathrm{~dB})\) of its I)C value. The input signal must be low enough in amplitude to keep the divider's output from becoming slew-rate limited. A rule-ot-thumb is to make the output voltage 100 mV . p-p. when testang this parameter. Small-signal bandwidth is directly proportional to denominator magnitude as deseribed in the Typical Pertormance Curves.

\section*{0.5\% AMPLITUDE ERROR}

At high frequencies the input-to-output relationship is a complex function that produces both a magnitude and vector error. The \(0.5^{\prime}\); amplitude error is the frequency at which the magnitude of the output drops 0.5 '; from its DC value.

\section*{\(0.57^{\circ}\) VECTOR ERROR}

The \(0.57^{\prime \prime}\) vector error is the frequency at which a phase error of 0.01 radian occurs. This is the most combtive measure of dynamic error of a dinider.

\section*{LINEARITY}

Definıng linearity for a nonlınear device may seem unnecessary: however, by keeping one input constant the output becomes a linear function of the remaining input. The denominator is the input that is held fixed with a divider. Nonlinearities in a divider add harmonic distortion to the output in the amount of:
Percent Distortion \(\approx\) Percent Nonlinearity \(\sqrt{2}\)

\section*{FEEDTHROUGH}

Feedthrough is the signal at the output for any value of denominator within its rated range, when the numerator input is sero. Ideally the output should be gero under this condition.

\section*{GENERAL INFORMATION}

\section*{WIRING PRECAUTIONS}

In order to prevent frequency instability due to lead inductance of the power supply lines, each power supply should be bypassed. This should be done by connecting a \(10 \mu \mathrm{~F}\) tantalum capacitor in parallel with a 1000 pF ceramic capacitor from the \(+V_{l,}\) and \(-V_{l}\) pins to the power supply common The connection of these capacitors should be as close to the DIV100 as practical.

\section*{CAPACITIVE LOADS}

Stable operation is maintained with capacitive loads of up to 1000 pF . typically. Higher capacitive loads can be driven if a \(22 \Omega\) carbon resistor is connected in series with the DIV 100's output.

\section*{OVERLOAD PROTECTION}

The DIV100 can be protected against accidental power supplyseral by puttong a dode ( 14001 . type) in serice with each power supply line as shown in Figure 2. This precaution is necessary only in power systems that momentarily reverse polarity during turn-on or turn-off.

If this protection circuit is used, the accuracy of the DIV100 will be degraded by the power supply sensitivity specification. No other overload protection circuit is necessary. Inputs are internally protected against overvoltages and they are current-limited by at least a \(10 \mathrm{k} \Omega\) series resistor. The output is protected against short circuits to power supply common only.


FIGURE 2. Overload Protection Circuit.

\section*{STATIC SENSITIVITY}

No special handling is required. The DIV100 does not use MOS-type transistors. Furthermore, all external leads are protected by resistors against low energy electrostatic discharge (ESD).

\section*{INTERNAL POWER DISSIPATION}


FIGURE 3. DIV100 Thermal Model.
Figure 3 is the thermal model for the DIV100 where:
\(P_{\mathrm{DQ}}=\) Quiescent Power Dissipation
\(=\left|+V_{\text {cc }}\right| I_{+ \text {Quiescent }}+\left|-V_{\text {Cc }}\right| I_{\text {-quiescent }}\)
\(\mathrm{P}_{\mathrm{DX}}=\) Worst case power dissipation in the output transistor
\(=\mathrm{V}_{\mathrm{CC}^{2}} / 4 \mathrm{R}_{\text {IOAD }}\) (for normal operation)
\(=\mathbf{V}_{\mathrm{CC}} \mathrm{I}_{\text {(output }} \mathrm{lmtu}\) ( (for short-circuit)
\(\mathrm{T}_{\mathrm{J}}=\) Junction Temperature (output loaded)
\(\mathrm{T}_{\mathrm{J}}{ }^{*}=\) Junction Temperature (no load)
\(\mathrm{T}_{\mathrm{C}}=\) Case Temperature
\(\mathrm{T}_{\mathrm{A}}=\) Ambient Temperature
\(\theta=\) Thermal Resistance
This model is obviously not the simple one power source model that most linear device manufacturers give. It is, however, a more accurate model for a multidevice monolithic or hybrid integrated circuit.

The model in Figure 3 must be used in conjunction with the DIV100's absolute maximum ratings of internal power dissipation and junction temperature to determine the derated power dissipation capability of the package.
As an example of how to use this model, consider this problem:

Determine the highest ambient temperature at which the DIV100 may be operated with a continuous short circuit to ground. \(\mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}\).
\[
\begin{aligned}
& P_{D(\max )}=600 \mathrm{~mW} . \mathrm{T}_{\mathrm{J}(\max )}=+175^{\circ} \mathrm{C} \text {. } \\
& \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}(\max )}-\mathrm{P}_{\mathrm{DQ}}\left(\theta_{2}+\theta_{3}\right)-\mathrm{P}_{\mathrm{DX}(\text { short }} \mathrm{circhut)}\left(\theta_{1}+\theta_{2}+\theta_{3}\right) \\
& =175^{\circ} \mathrm{C}-18^{\circ} \mathrm{C}-119^{\circ} \mathrm{C}=38^{\circ} \mathrm{C} \\
& \mathrm{P}_{\mathrm{D}(\text { actual })}=\mathrm{P}_{\mathrm{DQ}}+\mathrm{P}_{\mathrm{DX}(\text { short } \text { circut })} \leqslant \mathrm{P}_{\mathrm{D}(\text { max })} \\
& =255 \mathrm{~mW}+345 \mathrm{~mW}=600 \mathrm{~mW}
\end{aligned}
\]

The conclusion is that the device will withstand a shortcircuit up to \(\mathrm{T}_{\mathrm{A}}=+38^{\circ} \mathrm{C}\) without exceeding either the \(175^{\circ} \mathrm{C}\) or 600 mW absolute maximum limits.

\section*{LIMITING OUTPUT VOLTAGE SWING}

The negative output voltage swing should be limited to \(\pm 11 \mathrm{~V}\), maximum, to prevent polarity inversion and possible system instability. This should be done by limiting the input voltage range.

\section*{THEORY OF OPERATION}

The DIV100 is a log-antilog divider consisting of four operational amplifiers and four logging transistors integrated into a single monolithic circuit. Its basic principal of operation can be seen by an analysis of the circuit in Figure 4.


FIGURE 4. One-Quadrant Log-Antilog Divider.
The logarithmic equation for a biopolar transistor is:
\[
\begin{equation*}
\mathrm{V}_{\mathrm{BE}}=\mathrm{V}_{\mathrm{T}} \ln \left(\mathrm{I}_{\mathrm{c}} / \mathrm{I}_{\mathrm{s}}\right), \tag{1}
\end{equation*}
\]
where: \(\mathrm{V}_{\mathrm{T}}=\mathrm{kT} / \mathrm{q}\)
\(\mathrm{k}=\) Boltzmann's constant \(=1.381 \times 10^{-23}\)
\(\mathrm{T}=\) Absolute temperature in degrees Kelvin
\(\mathrm{q}=\) Electron charge \(=1.602 \times 10^{-19}\)
\(I_{c}=\) Collector current
\(\mathrm{I}_{\mathrm{s}}=\) Reverse saturation current
Applying equation (1) to the four logging transistors gives:
For \(\mathrm{Q}_{1}\) :
\[
\mathrm{V}_{\mathrm{BE}}=\mathrm{V}_{\mathrm{B}}-\mathrm{V}_{\mathrm{E}}=\mathrm{V}_{\mathrm{T}}\left[\ln \left(\mathrm{~V}_{\mathrm{REF}} / \mathrm{R}_{\mathrm{X}}-\ln \mathrm{I}_{\mathrm{S}}\right]\right.
\]

This leads to:
\[
V_{1}=-V_{T}\left[\ln \left(V_{R E F} / R_{X}-\ln I_{S}\right]\right.
\]

For \(\mathrm{Q}_{2}\) :
\[
\mathrm{V}_{1}-\mathrm{V}_{2}=\mathrm{V}_{\mathrm{T}}\left[\ln \left(\mathrm{~V}_{\mathrm{N}} / \mathrm{R}_{\mathrm{N}}\right)-\ln \mathrm{I}_{\mathrm{S}}\right]
\]

For \(\mathrm{Q}_{3}\) :
\[
\mathrm{V}_{3}=-\mathrm{V}_{\mathrm{T}}\left[\ln \left(\mathrm{~V}_{\mathrm{D}} / \mathrm{R}_{\mathrm{D}}\right)-\ln \mathrm{I}_{\mathrm{S}}\right]
\]

We have now taken the logarithms of the input voltage \(\mathrm{V}_{\mathrm{REF}}, \mathrm{V}_{\mathrm{N}}\), and \(\mathrm{V}_{\mathrm{D}}\). Applying equation (1) to \(\mathrm{Q}_{4}\) gives:
\[
V_{3}-V_{2}=V_{T}\left[\ln \left(V_{0} / R_{0}\right)-\ln I_{5}\right] .
\]

Assume \(\mathrm{V}_{\mathrm{T}}\) and \(\mathrm{I}_{\mathrm{s}}\) are the same for all four transistors (a reasonable assumption with a monolithic IC). Solving


FIGURE 5. DIV 100 Two-Quadrant Log-Antilog Circuit.
this last equation in terms of the previously defined variables and taking the antilogarithm of the result yields:
\[
\begin{gather*}
\mathrm{ds}:  \tag{2}\\
\mathrm{V}_{\mathrm{o}}
\end{gather*}=\frac{\mathrm{V}_{\mathrm{REF}} \mathrm{~V}_{\mathrm{N}} \mathrm{R}_{\mathrm{o}} \mathrm{R}_{\mathrm{D}}}{\mathrm{~V}_{\mathrm{D}} \mathrm{R}_{\mathrm{X}} \mathrm{R}_{\mathrm{N}}}
\]

In the DIV \(100 \mathrm{~V}_{\mathrm{RII}}=6.6 \mathrm{~V}, \mathrm{R}_{\stackrel{1}{ }}=\mathrm{R}_{\mathrm{V}}=\mathrm{R}_{\mathrm{D}}\), and \(\mathrm{R}_{\text {, }}\) is such that the transfer function is:
\[
\begin{equation*}
\mathrm{V}_{\mathrm{o}}=10 \mathrm{~N} \mathrm{D} \tag{3}
\end{equation*}
\]
where: \(\mathrm{N}=\) Numerator Voltage
\(\mathrm{D}=\) Denominator Voltage
Figure 5 is a more detailed circuit diagram for the DIV100. In addition to the circuitry included in Figure 3, it also shows the resistors \(\left(R_{3}, R_{4}, R_{8}, R_{9}\right.\), and \(\left.R_{10}\right)\) used for level-shifting. This converts the DIV 100 to a twoquadrant divider.

The implementation of the transfer function is equation (3) is done using devices with real limitations. For example, the value of the \(D\) input must always be positive. If it isn't, \(Q_{3}\) will no longer conduct, \(A_{3}\) will become open loop, and its output and the DIV 100 output will saturate. This limitation is further restricted in that if the D input is less than +250 mV the errors will become substantial. It will still function, but its accuracy will be less.

Still another limitation is the value of the N input must always be equal to or less than the absolute value of the \(D\) input. From equation (3) it can be seen that if this
limitation is not met \(V_{0}\) will try to be greater than the 10 V output voltage limit of \(\mathrm{A}_{+}\).
A limitation that may not be obvious is the effect of source resistance. If the numerator or denominator inputs are driven from a source with more than \(10 \Omega\) of output resistance, the resultant voltage divider will cause a significant output error. This voltage divider is formed by the source resistance and the DIV100 input resistance, With \(\mathrm{R}_{\text {¢Ot }} \mathrm{rcF}=10 \Omega\) and \(\mathrm{R}_{\text {INPLI (DIVion) }}=25 \mathrm{k} \Omega\) an error of \(0.04 \%\) results. This means that the best performance of the DIV100 is obtained by driving its inputs from operational amplifiers.
Note that the reference voltage is brought out to pins 7 and 8 . This gives the user a precision, temperaturecompensated reference for external use. Its open-circuit voltage is \(+6.6 \mathrm{VDC}, \pm 0.075 \mathrm{~V}\), typically. Its Thevenin equivalent resistance is \(3 \mathrm{k} \Omega\). Since the output resistance is a relatively high value, an operational amplifier is necessary to buffer this source as shown in Figure 6. The external amplifier is necessary because current drawn through the \(3 \mathrm{k} \Omega\) resistor will effect the DIV100 scale factor.


FIGURE 6. Buffered Precision Voltage Reference.

\section*{OPTIONAL ADJUSTMENTS}

Figure 7 shows the connections to make to adjust the DIV100 for significantly better accuracy over its 40-to-1 denominator range.
The adjustment procedure is:
1. Begin with \(R_{1}, R_{2}\), and \(R_{3}\) set to their mid-position.
2. With \(|N|=D=10.000 \mathrm{~V}\), \(\pm 1 \mathrm{mV}\), adjust \(\mathrm{R}_{\mathbf{1}}\) for \(\mathrm{V}_{\mathrm{o}}=+10.000 \mathrm{~V}, \pm 1 \mathrm{mV}\). This sets the scale factor.
3. Set \(D\) to the minimum expected denominator voltage. With \(\mathrm{N}=-\mathrm{D}\), adjust \(\mathrm{R}_{2}\) for \(\mathrm{V}_{\mathrm{o}}=-10.000 \mathrm{~V}\). This adjusts the output referred denominator offset errors.
4. With \(D\) still at its minimum expected value, make \(\mathrm{N}=\mathrm{D}\). Adjust \(\mathrm{R}_{3}\) for \(\mathrm{V}_{\mathrm{o}}=10.000 \mathrm{~V}\). This adjusts the output referred offset errors.
5. Repeat steps 2-4 until the best accuracy is obtained.


FIGURE 7. Connection Diagram for Optional
Adjustments.

\section*{TYPICAL APPLICATIONS}

\section*{CONNECTION DIAGRAM}

Figure 8 is applicable to each application discussed in this section, except the square root mode.


FIGURE 8. Connection Diagram - Divide Mode.

\section*{RATIOMETRIC MEASUREMENT}

The DIV100 is useful for ratiometric measurements such as efficiency, elasticity, stress, strain, percent distortion, impedance magnitude, and fractional loss or gain. These ratios may be made for instantaneous, average, RMS, or peak values.
The advantage of using the DIV100 can be illustrated from the example shown in Figure 9.


FIGURE 9. Weighing System - Fractional Loss.
The LVDT (Linear Variable Differential Transformer) weigh cell measures the force exerted on it by the weight of the material in the container. Its output is a voltage proportional to:
\[
\mathrm{W}=\frac{\mathrm{Fg}}{\mathrm{a}}
\]
where: \(\mathrm{W}=\) Weight of material
F = Force
\(\mathrm{g}=\) Acceleration due to gravity
\(\mathrm{a}=\) Acceleration (acting on body of weight W )
In a fractional loss weighing system the initial value of the material can be determined by the volume of the container and the density of the material. If this value is then held on the D-input to the DIV 100 for some time interval, the DIV100 output will be a measure of the instantaneous fractional loss:
\[
\text { Loss }(\mathrm{L})=\mathrm{W}_{\text {Insianianeous }} / \mathrm{W}_{\text {Inilial. }}
\]

Note that by using the DIV100 in this application the common physical parameters of \(g\) and a have been eliminated from the measurement, thus eliminating the need for precise system calibration.

The output from a ratiometric measuring system may also be used as a feedback signal in an adaptive process control system. A common application in the chemical industry is in the ratio control of a gas and liquid flow as illustrated in Figure 10.


FIGURE 10. Ratio Control of Water to Hydrochloric Gas

\section*{PERCENTAGE COMPUTATION}

A variation of the direct ratiometric measurements previously discussed is the need for percentage computation. In Figure 11 the DIV 100 output varies as the percent deviation of the measured variable to the standard.


FIGURE 11. Percentage Computation.

\section*{TIME AVERAGING}

The circuit in Figure 12 overcomes the fixed averaging interval and crude approximation of more conventional time averaging schemes.


FIGURE 12. Time Averaging Computation Circuit.

\section*{BRIDGE LINEARIZATION}

The bridge circuit in Figure 13 is fundamental to pressure, force, strain and electrical measurements. It can have one or more active arms whose resistance is a function of the physical quantity, property, or condition that is being measured; e.g., force of compression. For the sake of explanation the bridge in Figure 13 has only one active arm.


FIGURE 13. Bridge Circuit.
The differential output voltage \(V_{B}\) is:
\[
V_{B A}=V_{B}-V_{A} \quad \frac{-V_{1} \times \delta}{2(2+\delta)},
\]
a nonlinear function of the resistance change in the active arm. This nonlinearity limits the useful span of the bridge to perhaps \(\pm 10 \%\) variation in the measured parameter.
Bridge linearization is accomplished using the circuit in Figure 14. The instrumentation amplifier converts the differential output to a single-ended voltage needed to drive the divider. The voltage-divider string makes the numerator and denominator voltages:
\[
\begin{aligned}
& \mathrm{N}=\frac{-\mathrm{V}_{1 \backslash} \delta \mathrm{R}_{\mathrm{I}}}{\left(2 \mathrm{R}_{1}+3 \mathrm{R}_{\mathrm{tn}}\right)(2+\delta)}, \text { and } \\
& \mathrm{D}=\frac{2 \mathrm{~V}_{\mathrm{L} \times} \mathrm{R}_{\mathrm{ID}}}{\left(2 \mathrm{R}_{1}+3 \mathrm{R}_{\mathrm{tI}}\right)(2+\delta)}, \text { respectively }
\end{aligned}
\]
where: \(\mathrm{R}_{\mathrm{N}}=\) DIV100 numerator input resistance
\(\mathrm{R}_{1 \mathrm{D}}=\) DIV100 denominator input resistance
Applying these voltages to the DIV 100 transfer function gives:
\[
\mathrm{V}_{1}=10 \mathrm{~N}_{\mathrm{N}} \mathrm{D} \frac{\left(2 \mathrm{R}_{1}+3 \mathrm{R}_{11}\right)\left(\mathrm{R}_{1} \backslash\right) 10}{\left(2 \mathrm{R}_{1}+3 \mathrm{R}_{1}\right)\left(2 \mathrm{R}_{1 \mathrm{~L}}\right)},
\]
which reduces to:
\[
\mathrm{V}_{\mathrm{o}}=-5 \delta
\]
if the divider's input resistances are equal.
The nonlinearity of the bridge has been eliminated and the circuit output is independent of variations in the excitation voltage.


FIGURE 14. Bridge Linearization Circuit.

\section*{AUTOMATIC GAIN CONTROL}

A simple AGC circuit using the DIV 100 is shown in Figure 15. The numerator voltage may vary both positive and negative. The divider's output is half-wave rectified and filtered by \(D_{1}, R_{3}\), and \(C_{2}\). It is then compared to the DC reference voltage. If a difference exists the integrator
sends a control signal to the denominator input to maintain a constant output, thus compensating for input voltage changes.


FIGURE 15. Automatic Gain Control Circuit.

\section*{VOLTAGE-CONTROLLED FILTER}

Figure 16 shows how to use the DIV100 in the feedback loop of an integrator to form a voltage-controlled filter. The transfer function is:
\(\frac{V_{\text {out }(S)}}{V_{\text {in }(S)}}=\frac{K}{\tau S+1}\)
where: \(K=-R_{2} / R_{1}\)
\[
\tau=\frac{10 \mathrm{R}_{2} \mathrm{C}}{\mathrm{~V}_{\mathrm{CONIROI}}}
\]

This circuit may be used as a single-pole low-pass active filter whose cutoff frequency is linearily proportional to the circuit's control voltage.


FIGURE 16. Voltage - Controlled Filter.

SQUARE ROOT


FIGURE 17. Connection Diagram for Square Root Mode.

\title{
Precision \\ LOGARITHMIC AND LOG RATIO AMPLIFIER
}

\author{
FEATURES \\ - HIGH ACCURACY \\ 0.37\% FSO max Total Error \\ over 5 decades \\ - GOOD LINEARITY \\ 0.1\% max Log Conformity over 5 decades \\ - EASY TO USE \\ Pin-selectable Gains \\ Internal Laser-trimmed Resistors \\ - WIDE INPUT DYNAMIC RANGE \\ 6 Decades, 1nA to 1 mA
}

\section*{APPLICATIONS}
- Log, log ratio and antilog COMPUTATIONS
- ABSORBANCE MEASUREMENTS
- DATA COMPRESSION
- OPTICAL DENSITY MEASUREMENTS
- DATA LINEARIZATION
- CURRENT AND VOLTAGE INPUTS


\section*{DESCRIPTION}

The LOG 100 uses advanced integrated circuit technologies to achieve high accuracy, ease of use, low cost, and small size. It is the logical choice for your logarithmic-type computations. The amplifier has guaranteed maximum error specifications over the full six-decade input range ( \(\ln \mathrm{n}\) to \(\operatorname{lmA}\) ) and for all possible combinations of \(\mathbf{I}_{1}\) and \(\mathbf{I}_{2}\). Total error is guaranteed so that involved error computations are not necessary.

The circuit uses a specially designed compatible thinfilm monolithic integrated circuit which contains amplifiers, logging transistors, and low drift thinfilm resistors. The resistors are laser-trimmed for
maximum precision. FET input transistors are used for the amplifiers whose low bias currents (1pA typical) permit signal currents as low as \(\ln \mathrm{A}\) while maintaining guaranteed total errors of \(0.37 \%\) FSO maximum.

Because scaling resistors are self-contained, scale factors of \(1 \mathrm{~V}, 3 \mathrm{~V}\) or 5 V per decade are obtained simply by pin selections. No other resistors are required for \(\log\) ratio applications. The LOG 100 will meet its guaranteed accuracy with no user trimming. Provisions are made for simple adjustments of scale factor, offset voltage, and bias current if enhanced performance is desired.

ELECTRICAL
Specifications at \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\pm \mathrm{V}_{C C}= \pm 15 \mathrm{~V}\) unless otherwise noted


\section*{ELECTRICAL (CONT'D)}

Specifications at \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\pm \mathrm{V}_{C C}= \pm 15 \mathrm{~V}\) unless otherwise noted
\begin{tabular}{|l|l|c|c|c|c|}
\hline PARAMETER & CONDITIONS & MIN & TYP & MAX & UNITS \\
\hline AMBIENT TEMPERATURE RANGE & & \\
\hline Specification & & 0 & & \\
Operating Range & Derated Performance & -55 & & +70 \\
Storage & -55 & & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{NOTES}

1 Log Conformity Error is the peak deviation from the best-fit straight line of the Vout vs log lin curve expressed as a percent of peak-to-peak full scale output
2 May be trimmed to other values See Applications section
3 The worst-case Total Error for any ratio of \(I_{1} / I_{2}\) is the largest of the two errors when \(I_{1}\) and \(I_{2}\) are considered separately
4 Total Error at other values of K is K times Total Error for \(\mathrm{K}=1\)
5 Guaranteed by design Not directly measurable due to amplifier's committed configuration
6. 3dB and transient response are a function of both the compensation capacitor and the level of input current See Performance Curves.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{lr} 
Supply & \(\pm 18 \mathrm{~V}\) \\
Internal Power Dıssıpatıon & 600 mV \\
Input Current & 10 mA \\
Input Voltage Range & \(\pm 18 \mathrm{~V}\) \\
Storage Temperature Range & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
Lead Temperature isoldering 10 seconds & \(+300^{\circ} \mathrm{C}\) \\
Output Short-circuit Duration & Contınuous to ground \\
Junction Temperature & \(175^{\circ} \mathrm{C}\)
\end{tabular}

SCALE FACTOR PIN CONNECTIONS
\begin{tabular}{cc} 
K, V/decade & Connections \\
5 & 5 to 7 \\
3 & 4 to 7 \\
19 & 4 and 5 to 7 \\
1 & 3 to 7 \\
085 & 3 and 5 to 7 \\
077 & 3 and 4 to 7 \\
068 & 3 and 4 and 5 to 7
\end{tabular}

\section*{PIN CONFIGURATION}

1 II INPUT
2 SCALE FACTOR TRIM
\(3 \mathrm{~K}=1\)
\(4 K=3\)
\(5 K=5\)
\(6+V_{c c}\)
7 OUTPUT
8 NO INTERNAL CONNECTION
\(9-V_{C C}\)
COMMON
1 NO INTERNAL CONNECTION
2 NO INTERNAL CONNECTION
3 NO INTERNAL CONNECTION \(4 \mathrm{I}_{2}\) INPUT


FREQUENCY COMPENSATION


\section*{PERFORMANCE CURVES}
- Typical at \(T_{A}=+25^{\circ} \mathrm{C}, V_{C C}= \pm 15 \mathrm{VDC}\) unless otherwise noted.



VS INPUT CURRENT

ONE CYCLE OF NORMALIZED TRANSFER FUNCTION


Current Ratio, \(\frac{I_{1}}{I_{2}}\)


TOTAL ERROR VS INPUT CURRENT


or
\[
\begin{equation*}
\mathrm{V}_{\mathrm{O}^{\prime}}=\mathrm{K} \log \frac{\mathrm{I}_{1}}{\mathrm{I}_{2}} \tag{11}
\end{equation*}
\]

It should be noted that the temperature dependance associated with \(V_{1}=K T q\) is compensated by making \(R_{1}\) a temperature sensitive resistor with the required positive temperature coefficient.


FIGURE 1. Simplified Model of Log Amplifier.

\section*{DEFINITION OF TERMS}

\section*{TRANSFER FUNCTION}

The ideal transfer function is \(\mathrm{V}_{01 \mathrm{I}}=\mathrm{K} \log \frac{I_{1}}{\Gamma_{2}}\) where
\(K=\) the scale factor with units of volts/decade
\(I_{1}=\) numerator input current
\(I_{2}=\) denominator input current.


FIGURE 2. Transfer Function with Varying K and \(I_{1}\).


FIGURE 3. Transfer Function with Varying \(I_{2}\) and \(I_{1}\).

\section*{ACCURACY}

Accuracy considerations for a log ratio amplifier are somewhat more complicated than for other amplifiers. The reason is that the transfer function is nonlinear and has two inputs, each of which can vary over a wide dynamic range. The accuracy for any combination of inputs is determined from the total error specification.

\section*{TOTAL ERROR}

The total error is the deviation (expressed in mV ) of the actual output from the ideal output of \(\mathrm{V}_{\mathrm{OU}^{\prime} 1}=\mathrm{K} \log\) ( \(\mathbf{I}_{1} / \mathbf{I}_{2}\) ). Thus,
\(\mathrm{V}_{\text {OUI (acilat.) }}=\mathrm{V}_{\text {OU'i (IDid.al.) }} \pm\) Total Error.
It represents the sum of all the individual components of error normally associated with the log amp when operated in the current input mode. The worst-case error for any given ratio of \(I_{1} / I_{2}\) is the largest of the two errors when \(I_{1}\) and \(I_{2}\) are considered separately.

\section*{Example}
\(I_{1}\) varies over a range of 10 nA to \(1 \mu \mathrm{~A}\) and \(\mathrm{I}_{2}\) varies from 100 nA to \(10 \mu \mathrm{~A}\). What is the maximum error?
Table I shows the maximum errors for each decade combination of \(I_{1}\) and \(I_{2}\).

TABLE \(1 . I_{1} / I_{2}\) and Maximum Errors.
\[
l_{1}
\]

11

*Maximum errors are in parenthesis
Since the largest value of \(I_{1} / I_{2}\) is 10 and the smallest is \(0.001, \mathrm{~K}\) is set at 3 V per decade so the output will range from +3 V to -9 V . The maximum total error occurs when \(\mathrm{I}_{1}=10 \mathrm{nA}\) and is equal to \(\mathrm{K} \times 30 \mathrm{mV}\). This represents a \(0.75 \%\) of peak-to-peak FSO error \(\frac{(3 \times 0.030)}{12} \times 100 \%=\) \(0.75 \%\) where the full scale output is 12 V (from +3 V to -9V).

\section*{ERRORS RTO AND RTI}

As with any transfer function, errors generated by the function itself may be Referred-to-Output (RTO) or Referred-to-Input (RTI). In this respect log amps have a unique property:

Given some error voltage at the log amp's output, that error corresponds to a constant percent of the input regardless of the actual input level.

Refer to: Yu Jen Wong and William E. Ott, "Function Circuits: Design \& Applications", McGraw-Hill Book, 1976.

\section*{LOG CONFORMITY}

Log conformity corresponds to linearity when \(V_{\text {Out }}\) is plotted versus \(\mathbf{I}_{1} / \mathbf{I}_{2}\) on a semilog scale. In many applications log conformity is the most important specification. This is true because bias current errors are negligible ( 1 pA compared to input currents of lnA and above) and the scale factor and offset errors may be trimmed to zero or removed by system calibration. This leaves log conformity as the major source of error.

Log conformity error is defined as the peak deviation from the best-fit straight line of the Vout versus \(\log \left(\mathrm{I}_{1} / \mathrm{I}_{2}\right)\) curve. This is expressed as a percent of peak-to-peak full scale output. Thus, the nonlinearity error expressed in volts over \(m\) decades is
\(\mathrm{V}_{\text {Out ( }}\) Nonlin.) \() ~ K 2 \mathrm{Nm}\) volts
where N is the \(\log\) conformity error, in percent.

\section*{INDIVIDUAL ERROR COMPONENTS}

The ideal transfer function with current input is
\[
\begin{equation*}
\mathrm{V}_{\text {OUI }}=K \log \frac{I_{1}}{I_{2}} \tag{13}
\end{equation*}
\]

The actual transfer function with the major components of error is
\(\mathrm{V}_{\text {OUT }}=\mathrm{K}(1 \pm \Delta \mathrm{K}) \log _{\mathrm{I}_{2}-I_{\mathrm{B}_{2}}}^{\mathrm{I}_{\mathrm{B}_{1}}-\mathrm{I}_{\mathrm{B}_{1}}} \pm \mathrm{K} 2 \mathrm{Nm} \pm \mathrm{V}_{\text {os our }}\)
The individual component of error is
\[
\begin{aligned}
& \Delta K=\text { scale factor error }(0.3 \%, \text { typ }) \\
& I_{B_{1}}=\text { bias current of } A_{1}(1 \mathrm{pA}, \text { typ }) \\
& \mathrm{I}_{\mathrm{B}_{2}}=\text { bias current of } \mathrm{A}_{2}(1 \mathrm{pA}, \text { typ }) \\
& \mathrm{N}=\log \text { conformity error }(0.05 \%, 0.1 \%, \text { typ }) \\
& \mathrm{V}_{\mathrm{os} \text { out }} \text { output offset voltage }(1 \mathrm{mV}, \text { typ }) \\
& \mathrm{m}=\text { no. of decades over which } \mathrm{N} \text { is specified: } \\
& \quad 0.05 \% \text { for } \mathrm{m}=5,0.1 \% \text { for } \mathrm{m}=6
\end{aligned}
\]

Example: what is the error with \(K=3\) when
\[
\begin{align*}
\mathrm{I}_{1} & =1 \mu \mathrm{~A} \text { and } \mathrm{I}_{2}=100 \mathrm{nA} \\
V_{\text {out }} & =3(1 \pm 0.003) \log \frac{10^{-6}-10^{-12}}{10^{-7}-10^{-12}} \pm 3(2)(0.0005) 5 \pm 1 \mathrm{mV} \tag{15}
\end{align*}
\]
\[
\begin{equation*}
\approx 3.009 \log \frac{10^{-6}}{10^{-7}}+0.015+0.001 \tag{16}
\end{equation*}
\]
\[
\begin{equation*}
=3.009(1)+0.015+0.001 \tag{17}
\end{equation*}
\]
\[
\begin{equation*}
=3.025 \text { volts } \tag{18}
\end{equation*}
\]

Since the ideal output is 3.000 V the error as a percent of reading is
\[
\begin{equation*}
\% \text { error }=\frac{0.025}{3} \times 100 \%=0.83 \% \tag{19}
\end{equation*}
\]

For the case of voltage inputs, the actual transfer function is
\(V_{\text {out }}=K(1 \pm \Delta K) \log \frac{\frac{V_{1}}{R_{1}}-I_{B_{1}} \pm \frac{E_{\text {os }}^{1}}{R_{1}}}{\frac{V_{2}}{R_{2}}-I_{B_{2}} \pm \frac{E_{o S_{2}}}{R_{2}}} \pm K 2 N m_{1}^{\prime} \pm V_{\text {os our }}\)

\section*{FREQUENCY RESPONSE}

The 3 dB frequency response of the LOG 100 is a function of the magnitude of the input current levels and of the value of the frequency compensation capacitor. See Performance Curves for details.

The frequency response curves are shown for constant DC \(I_{1}\) and \(I_{2}\) with a small signal AC current on one of them.

The transient response of the LOG 100 is different for increasing and decreasing signals. This is due to the fact that a log amp is a nonlinear gain element and has different gains at different levels of input signals. Frequency response decreases as the gain increases.

\section*{GENERAL INFORMATION}

\section*{INPUT CURRENT RANGE}

The stated input range of \(\operatorname{lnA}\) to 1 mA is the range for specified accuracy. Smaller or larger input currents may be applied with decreased accuracy. Currents larger than 1 mA result in increased nonlinearity. The 10 mA absolute maximum is a conservative value to limit the power dissipation in the output stage of \(A_{1}\) and the logging transistor. Currents below \(1 n A\) will result in increased errors due to the input bias currents of \(\mathrm{A}_{1}\) and \(\mathrm{A}_{2}\) ( 1 pA typical). These errors may be nulled. See Optional Adjustments section.

\section*{FREQUENCY COMPENSATION}

Frequency compensation for the LOG 100 is obtained by connecting a capacitor between pins 7 and 14 . The size of the capacitor is a function of the input currents as shown in the Performance Curves. For any given application the smallest value of the capacitor which may be used is determined by the maximum value at \(\mathrm{I}_{2}\) and the minimum value of \(\mathrm{I}_{1}\). Larger values of \(\mathrm{C}_{\mathrm{c}}\) will make the LOG 100 more stable, but will reduce the frequency response.

\section*{SETTING THE REFERENCE CURRENT}

When the LOG 100 is used as a straight \(\log\) amplifier \(I_{2}\) is constant and becomes the reference current in the expression
\[
\begin{equation*}
\mathrm{V}_{\mathrm{OUT}}=\mathrm{K} \log {\frac{\mathrm{I}_{1}}{\mathrm{I}_{\mathrm{REF}}}} . \tag{21}
\end{equation*}
\]
\(\mathrm{I}_{\text {Ref }}\) can be derived from an external current source (such as shown in Figure 4) or it may be derived from a voltage source with one or more resistors.


FIGURE 4. Temperature-Compensated Current Reference.

When a single resistor is used the value may be quite large when \(I_{\text {ref }}\) is small. If \(I_{\text {REF }}\) is 10 nA and +15 V is used
\[
R_{R 1 I}=\frac{15 \mathrm{~V}}{10 \mathrm{nA}}=1500 \mathrm{M} \Omega
\]

A voltage divider may be used to reduce the value of the resistor. When this is done one must be aware of possible errors caused by the amplifier's input offset voltage. This is shown in Figure 5.


FIGURE 5. "T" Network for Reference Current.

In this case the voltage at pin 14 is not exactly zero, but is equal to the value of the input offset voltage of \(A_{1}\) which ranges from zero to \(\pm 5 \mathrm{mV} . V_{1}\) must be kept much larger than 5 mV in order to make this effect negligible. This concept also applies to pin 1 .

\section*{OPTIONAL ADJUSTMENTS}

I he I.OGIOO will meet its specified accuracy with no user adjustments. If improved performance is desired the following optional adjustments may be made.

\section*{INPUT BIAS CURRENT}

The circuit in Figure 6 may be used to compensate for the input bias currents of \(A_{1}\) and \(A_{2}\). Since the amplifiers have FET inputs with the characteristic bias current doubling every \(10^{\circ} \mathrm{C}\) this nulling technique is practical only where the temperature is fairly stable.


FIGURE 6. Bias Current Nulling.

\section*{OUTPUT OFFSET}

The output offset may be nulled with the circuit in Figure 7. \(I_{1}\) and \(I_{2}\) are set equal at some convenient value in the range of 100 nA to \(100 \mu \mathrm{~A} . \mathrm{R}_{1}\) is then adjusted for zero output voltage.


FIGURE 7. Output Offset Nulling.

\section*{ADJUSTMENTS OF SCALE FACTOR K}

The value of \(K\) may be changed by increasing or decreasing the voltage divider resistor normally connected to the output, pin 7. To increase K put resistance in series between pin 7 and the appropriate scaling resistor pin (3,4 or 5). To decrease K place a parallel resistor between pin 2 and either pin 3, 4 or 5 .

\section*{APPLICATION INFORMATION}

\section*{WIRING PRECAUTIONS}

In order to prevent frequency instability due to lead inductance of the power supply lines, each power supply should be bypassed. This should be done by connecting a \(10 \mu \mathrm{~F}\) tantalum capacitor in parallel with a 1000 pF ceramic capacitor from the \(+V_{c c}\) and \(-V_{c c}\) pins to the power supply common. The connection of these capacitors should be as close to the LOG100 as practical.

\section*{CAPACITIVE LOADS}

Stable operation is maintained with capacitive loads of up to 100 pF , typically. Higher capacitive loads can be driven if a \(22 \Omega\) carbon resistor is connected in series with the LOG 100's output! This resistor will, of course, form a voltage divider with other resistive loads.

\section*{CIRCUIT PROTECTION}

The LOG 100 can be protected against accidental power supply reversal by putting a diode (1N4001 type) in series with each power supply line as shown in Figure 8. This precaution is necessary only in power systems that momentarily reverse polarity during turn-on or turn-off. If this protection circuit is used, the accuracy of the LOG100 will be degraded slightly by the voltage drops across the diodes as determined by the power supply sensitivity specification.
The LOG100 uses small geometry FET transistors to achieve the low input bias currents. Normal FET handling techniques should be used to avoid damage caused by low energy electrostatic discharge (ESD).


FIGURE 8. Reverse Polarity Protection.

\section*{LOG RATIO}

One of the more common uses of log ratio amplifiers is to measure absorbance. A typical application is shown in Figure 9.
Absorbance of the sample is: \(A=\log \frac{\lambda_{i}}{\lambda_{1}}\)
If \(\lambda_{2}=\lambda_{1}\) and \(D_{1}\) and \(D_{2}\) are matched \(A \propto K \log \frac{I_{1}}{I_{2}}\).


FIGURE 9. Absorbance Measurement

\section*{DATA COMPRESSION}

In many applications the compressive effects of the logarithmic transfer function is useful. For example, a LOG 100 preceding an 8 -bit analog-to-digital converter can replace a more expensive 20 -bit converter.

\section*{SELECTING OPTIMUM VALUES OF \(\mathbf{I}_{2}\) AND K}

In straight log applications (as opposed to log ratio) both K and \(\mathrm{I}_{2}\) are selected by the designer. In order to minimize errors due to output offset and noise it is normally best to scale the log amp to use as much of the \(\pm 10 \mathrm{~V}\) output range as possible. Thus, with the range of \(I_{1}\) from \(I_{1 \text { MIN }}\) to \(I_{1} \operatorname{MAX}\);
\[
\begin{array}{ll}
\text { For } I_{1 \text { MAX }} & +10 \mathrm{~V}=\mathrm{K} \log \mathrm{I}_{1 \operatorname{MAX}} / \mathrm{I}_{2} \\
\text { For } \mathrm{I}_{1 \text { Min }} & -10 \mathrm{~V}=\mathrm{K} \log \mathrm{I}_{1 \operatorname{MIN}} / \mathrm{I}_{2} \tag{25}
\end{array}
\]

Addition of these two equations and solving for \(\mathrm{I}_{2}\) shows that its optimum value, \(I_{2}\) opr , is the geometric mean of \(I_{1}\) max and \(I_{1 \text { min }}\).
\[
\begin{align*}
& I_{Z_{\text {OPI }}}=\sqrt{I_{1 \text { MAX }} \times I_{1 \text { MII }}}  \tag{26}\\
& K_{\text {OPI }}=\frac{10}{\log \frac{I_{1 M A X}}{I_{2 O P I}}} \tag{27}
\end{align*}
\]

Since \(K\) is selectable in discrete steps, use the largest value of \(K\) available which does not exceed \(K_{\text {OPI }}\).

\section*{NEGATIVE INPUT CURRENTS}

The LOGI00 will function only with positive input currents (conventional current flow into pins 1 and 14). Some current sources (such as photomultiplier tubes) provide negative input currents. In such situations the circuit in Figure 10 may be used.*


FIGURE 10. Current Inverter.

\section*{VOLTAGE INPUTS}

The LOG 100 gives the best performance with current inputs. Voltage inputs may be handled directly with series resistors, but the dynamic input range is limited to approximately three decades of input voltage by voltage noise and offsets. The transfer function of equation (20) applies to this configuration.

ANTILOG CONFIGURATION (an implicit technique)


FIGURE 11. Connections for Antilog Function.

\footnotetext{
*More detailed information may be found in "Properly Designed I.og Amplifters Process Bipolar Input Signals" by Larry McDonald, EDN, 5 Oct 80, pp 99-102
}


\section*{MULTIPLIER-DIVIDER}

\section*{FEATURES}
- LOW COST
- differential input
- ACCURACY 100\% TESTED AND guaranteed
- NO EXTERNAL TRIMMING REQUIRED
- LOW NOISE
\(\mathbf{9 0} \mu \mathrm{V}\), rms, 10 Hz to 10 kHz
- highly reliable one-chip design
- DIP OR TO-100 TYPE PACKAGE
- WIDE TEMPERATURE OPERATION

\section*{APPLICATIONS}
- MULTIPLICATION
- DIVISION
- squaring
- Square ROOT
- LIMEARIZATION
- power computation
- ANALOG SIGNAL PROCESSING
- algebraic computation
- true rms-to-dC CONVERSION

\section*{DESCRIPTION}

The MPY 100 multiplier-divider is a low cost precision device designed for general purpose application. In addition to four-quadrant multiplication, it also performs analog square root and division without the bother of external amplifiers or potentiometers. Laser-trimmed one-
chip design offers the most in highly reliable operation with guaranteed accuracies. Because of the internal reference and pretrimmed accuracies the MPY 100 does not have the restrictions of other low cost multipliers. It is available in both TO-100 and DIP ceramic packages.


MPYIOO FUMCTIOMAL BLOCK DIMGRAM

International Airport Industrial Park - P.0. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

\section*{SPECIFICATIONS}

ELECTRICAL
Specifications at \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\pm \mathrm{V}=15 \mathrm{VDC}\) unless otherwise noted.


ELECTRICAL SPECIFICATIONS (CONT)


NOTES:
1. Includes effects of recommended null pots
2. \(Z_{2}\) input resistance is \(10 \mathrm{M} \Omega\), typical, with Vos pin open.

If Vos pin is arounded or usea for optional offset adjustment,
the \(Z_{2}\) input resistance may be as low as \(25 \mathrm{k} \Omega\)
*Same as MPY100A specification.
*/* means B/C grades same as MPY 100A specification

\section*{MECHANICAL}

CERAMIC DUAL-IN-LINE PACKAGE
Order Number:

\section*{MPY100AG, MPY100BG}

MPY100CG, MPY100SG

\begin{tabular}{|l|l|l|l|c|c|}
\hline \multirow{2}{*}{ DIM } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & \multicolumn{2}{|c|}{ MIN } & MAX & \multicolumn{2}{|c|}{ MIN } \\
MAX \\
\hline A & 670 & 710 & 1702 & 1803 \\
\hline C & 065 & 170 & 165 & 432 \\
\hline D & 015 & 021 & 038 & 053 \\
\hline F & 045 & 060 & 114 & 152 \\
\hline G & 100 BASIC & \multicolumn{2}{|c|}{254 BASIC } \\
\hline H & 025 & 070 & 064 & 178 \\
\hline J & 008 & 012 & 020 & 030 \\
\hline K & 120 & 240 & 305 & 610 \\
\hline L & \multicolumn{2}{|c|}{300 BASIC } & 762 BASIC \\
\hline M & -- & \(10^{\circ}\) & -- & \(10^{\circ}\) \\
\hline N & 009 & 060 & 023 & 152 \\
\hline
\end{tabular}

METAL CAN PACKAGE
Order Number:
MPY100AM, MPY100BM MPY100CM, MPY100SM


NOTE Leads in true position within \(0010(025 \mathrm{~mm}) \mathrm{R}\) at MMC at seatıng plane
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{DIM} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} \\
\hline & MIN & MAX & MIN & MAX \\
\hline A & . 335 & 370 & 851 & 940 \\
\hline B & . 305 & 335 & 7.75 & 8.51 \\
\hline C & 165 & 185 & 419 & 4.70 \\
\hline D & . 016 & . 021 & 041 & 0.53 \\
\hline E & . 010 & 040 & 025 & 1.02 \\
\hline F & . 010 & . 040 & 0.25 & 102 \\
\hline G & \multicolumn{2}{|l|}{.230 BASIC} & \multicolumn{2}{|l|}{5.84 BASIC} \\
\hline H & . 028 & . 034 & 0.71 & 0.86 \\
\hline J & . 029 & . 045 & 0.74 & 1.14 \\
\hline K & . 500 & -- & 1270 & -- \\
\hline L & . 120 & . 160 & 3.05 & 406 \\
\hline M & \multicolumn{2}{|l|}{\(36^{\circ}\) BASIC} & \multicolumn{2}{|l|}{\(36^{\circ}\) BASIC} \\
\hline N & . 110 & 120 & 2.79 & 3.05 \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAM}


\section*{PIN CONFIGURATION}


NOTES
1. Vos adjustment optional not normally recommended. Vos pin may be left open or grounded.
2. All unused input pins should be grounded.

SIMPLIFIED SCHEMATIC


TYPICAL PERFORMANCE CURVES


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|ll|}
\hline Supply & \(\pm 20 \mathrm{VDC}\) \\
Internal Power Dissipation(1) & 500 mW \\
Differential Input Voltage(2) & \(\pm 40 \mathrm{VDC}\) \\
Input Voltage Range(2) & \(\pm 20 \mathrm{VDC}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
Operating Temperature Range & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
Lead Temperature (soldering, 10 seconds) & \(+300^{\circ} \mathrm{C}\) \\
Output Short-circult Duration(3) & Continuous \\
Junction Temperature & \(+150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Package must be derated on \(\theta_{\mathrm{JC}}=15^{\circ} \mathrm{C} / \mathrm{W}\) and \(\theta_{\mathrm{JA}}=165^{\circ} \mathrm{C} / \mathrm{W}\) for the metal package and \(\theta_{\mathrm{JC}}=35^{\circ} \mathrm{C} / \mathrm{W}\) and \(\theta_{\mathrm{JA}}=220^{\circ} \mathrm{C} / \mathrm{W}\) for the ceramic package.
2. For supply voltages less than \(\pm 20 \mathrm{VDC}\) the absolute maximum input voltage is equal to the supply voltage.
3. Short-circuit may be to ground only. Ratıng applies to \(+85^{\circ} \mathrm{C}\) ambient for the metal package and \(+65^{\circ} \mathrm{C}\) for the ceramic package.

\section*{APPLICATIONS INFORMATION}

\section*{THEORY OF OPERATION}

The MPY100 is a variable transconductance multiplier consisting of three differential voltage-to-current converters, a multiplier core and an output differential amplifier as illustrated in Figure 1.


FIGURE 1. MPY 100 Functional Block Diagram.
The basic principle of the transconductance multiplier can be demonstrated by the differential stage in Figure 2.


FIGURE 2. Basic Differential Stage as a Transconductance Multiplier.

For small values of the input voltage \(\mathrm{V}_{1}\) that are much smaller than \(\mathrm{V}_{\mathrm{T}}\), the transistor's thermal voltage, the differential output voltage \(V_{o}\) is
\[
V_{o}=g_{m} R_{L} V_{1}
\]

The transconductance \(\mathrm{g}_{\mathrm{m}}\) of the stage is given by:
\[
\mathrm{g}_{\mathrm{m}}=\mathrm{I}_{\mathrm{E}} / \mathrm{V}_{\mathrm{t}},
\]
and is modulated by the voltage \(\mathrm{V}_{2}\) to give
\[
g_{\mathrm{m}} \approx V_{2} / V_{T} R_{E} .
\]

Substituting this into the original equation yields the overall transfer function
\[
V_{0}=g_{m} R_{L} V_{1}=V_{1} V_{2}\left(R_{L} / V_{T} R_{E}\right)
\]
which shows the output voltage to be the product of the two input voltages, \(\mathrm{V}_{1}\) and \(\mathrm{V}_{2}\).
Variations in \(\mathrm{I}_{\mathrm{E}}\) due to \(\mathrm{V}_{2}\) cause a large common-mode voltage swing in the circuit. The errors associated with this common-mode voltage can be eliminated by using two differential stages in parallel and cross-coupling their outputs as shown in Figure 3.


FIGURE 3. Cross-coupled Differential Stages as a Variable-transconductance Multiplier.

An analysis of the circuit in Figure 3 shows it to have the same overall transfer function as before:
\[
V_{o}=V_{1} V_{2}\left(R_{L} / V_{T} R_{E}\right)
\]

For input voltages larger than \(\mathrm{V}_{\mathrm{T}}\) the voltage-to-current transfer characteristics of the differential pair \(\mathbf{Q}_{1}, \mathbf{Q}_{2}\) or \(\mathrm{Q}_{3}\) and \(\mathrm{Q}_{4}\) are no longer linear. Instead, their collector currents are related to the applied voltage \(V_{1}\) as
\[
\frac{I_{1}}{I_{2}}=\frac{I_{3}}{I_{4}}=e^{\frac{V_{1}}{V_{1}}}
\]

The resultant nonlinearity can be overcome by developing \(V_{1}\) logarithmically to exactly cancel the exponential relationship just derived. This is done by diodes \(D_{1}\) and \(D_{2}\) in Figure 4.


FIGURE 4. MPY100 Simplified Circuit Diagram.

The emitter degeneration resistors \(R_{X}\) and \(R_{Y}\), in Figure 4, provide a linear conversion of the input voltages to differential current \(I_{X}\) and \(I_{Y}\), where
\[
I_{X}=V_{X} / R_{X} \text { and } I_{Y}=V_{Y} / R_{Y}
\]

Analysis of Figure 4 shows the voltage \(V_{A}\) to be
\[
V_{A}=\left(2 R_{L} / I_{1}\right)\left(I_{X} I_{Y}\right)
\]

Since \(I_{X}\) and \(I_{Y}\) are linearly related to the input voltages \(\mathrm{V}_{\mathrm{X}}\) and \(\mathrm{V}_{\mathrm{Y}}, \mathrm{V}_{\mathrm{A}}\) may also be written
\[
\mathbf{V}_{\mathbf{A}}=K \mathbf{V}_{\mathbf{X}} \mathbf{V}_{\mathbf{Y}}
\]
where \(K\) is a scale factor. In the MPY \(100, K\) is chosen to be 0.1.
The addition of the Z input alters the voltage \(\mathrm{V}_{\mathrm{A}}\) to
\[
\mathbf{V}_{\mathbf{A}}=\mathbf{K} \mathbf{V}_{\mathbf{X}} \mathbf{V}_{\mathbf{Y}}-\mathbf{V}_{\mathbf{Z}}
\]

Therefore, the output of the MPY 100 is
\[
V_{0}=A\left[K V_{X} V_{Y}-V_{z}\right]
\]
where \(A\) is the open-loop gain of the output amplifier. Writing this last equation in terms of the separate inputs to the MPY 100 gives
\[
V_{0}=A\left[\frac{\left(X_{1}-X_{2}\right)\left(Y_{1}-Y_{2}\right)}{\overline{10}}-\left(Z_{1}-Z_{2}\right)\right],
\]
the transfer function of the MPY100.

\section*{WIRING PRECAUTIONS}

In order to prevent frequency instability due to lead inductance of the power supply lines, each power supply should be bypassed. This should be done by connecting a \(10 \mu \mathrm{~F}\) tantalum capacitor in parallel with a 1000 pF ceramic capacitor from the \(+V_{c c}\) and \(-V_{c c}\) pins of the MPY 100 to the power supply common. The connection of these capacitors should be as close to the MPY100 as practical.

\section*{CAPACITIVE LOADS}

Stable operation is maintained with capacitive loads to 1000 pF in all modes, except the square root mode for which 50 pF is a safe upper limit. Higher capacitive loads can be driven if a \(100 \Omega\) resistor is connected in series with the MPY100's output.

\section*{DEFINITIONS}

\section*{TOTAL ERROR (Accuracy)}

Total error is the actual departure of the multiplier output voltage from the ideal product of its input voltages. It includes the sum of the effects of input and output DC offsets, gain error and nonlinearity.

\section*{OUTPUT OFFSET}

Output offset is the output voltage when both inputs \(\mathbf{V}_{\mathbf{x}}\) and \(V_{Y}\) are zero volts.

\section*{SCALE FACTOR ERROR}

Scale factor error is the difference between the actual scale factor and the ideal scale factor.

\section*{NONLINEARITY}

Nonlinearity is the maximum deviation from a best straightline (curve fitting on input-output graph) expressed as a percent of peak-to-peak full scale output.

\section*{FEEDTHROUGH}

Feedthrough is the signal at the output for any value of \(V_{X}\) or \(V_{Y}\) within the rated range, when the other input is zero.

\section*{SMALL SIGNAL BANDWIDTH}

Small signal bandwidth is the frequency at which the output is down 3 dB from its low-frequency value for a nominal output amplitude of \(10 \%\) of full scale.

\section*{1\% AMPLITUDE ERROR}

The \(1 \%\) amplitude error is the frequency the output amplitude is in error by \(1 \%\), measured with an output amplitude of \(10 \%\) of full scale.

\section*{1\% VECTOR ERROR}

The \(1 \%\) vector error is the frequency at which a phase error of 0.01 radians \(\left(0.57^{\circ}\right)\) occurs. This is the most sensitive measure of dynamic error of a multiplier.

\section*{TYPICAL APPLICATIONS}

\section*{MULTIPLICATION}

Figure 5 shows the basic connection for four-quadrant multiplication.

The MPY100 meets all of its specifications without trimming. Accuracy can, however be improved over a limited range by nulling the output offset voltage using the \(100 \mathrm{k} \Omega\) optional balance potentiometer shown in Figure 5 .
AC feedthrough may be reduced to a minimum by applying an external voltage to the X or Y input as shown in Figure 6.
\(Z_{2}\), the optional summing input, may be used to sum a voltage into the output of the MPY100. If not used, this


FIGURE 5. Multiplier Connection.


FIGURE 6. Optional Trimming Configuration.
terminal, as well as the X and Y input terminals, should be grounded. All inputs should be referenced to power supply common.
Figure 7 shows how to achieve a scale factor larger than the nominal \(1 / 10\). In this case, the scale factor is unity which makes the transfer function
\[
\begin{aligned}
& \text { which makes the transfer function } \\
& V_{0}=K V_{X} V_{Y}=K\left(X_{1}-X_{2}\right)\left(Y_{1}-Y_{2}\right) . \quad K=\left[\frac{1+\left(R_{1} / R_{2}\right)}{10}\right]
\end{aligned}
\]
\(0.1 \leqslant K \leqslant 1\)


FIGURE 7. Connection For Unity Scale Factor.
This circuit has the disadvantage of increasing the output offset voltage by a factor of 10 which may require the use of the optional balance control as in Figure 1 for some applications. In addition, this connection reduces the small signal bandwidth to about 50 kHz .

\section*{DIVISION}

Figure 8 shows the basic connection for two-quadrant division. This configuration is a multiplier-inverted analog divider, i.e., a multiplier connected in the feedback loop of an operational amplifier. In the case of the MPY100 this operational amplifier is the output amplifier shown in Figure 1.


FIGURE 8. Divider Connection.
The divider error with a multiplier-inverted analog divider is approximately \(\epsilon_{\text {divider }}=10 \epsilon_{\text {multiplier }} /\left(X_{1}-X_{2}\right)\)

It is obvious from this error equation that divider error becomes excessively large for small values of \(X_{1}-X_{2}\). \(A\) 10 -to-1 denominator range is usually the practical limit. If more accurate division is required over a wide range of denominator voltages, an externally generated voltage may be applied to the unused X-input (see Optional Trim Configuration). To trim, apply a ramp of +100 mV to \(+1 V\) at 100 Hz to both \(X_{1}\) and \(Z_{1}\) if \(X_{2}\) is used for offset adjustment, otherwise reverse the signal polarity, and adjust the trim voltage to minimize the variation in the output. An alternative to this procedure would be to use the Burr-Brown DIV100, a precision log-antilog divider.

\section*{SQUARING}


FIGURE 9. Squarer Connection.

\section*{SQUARE ROOT}

Figure 10 shows the connection for taking the square root of the voltage \(\mathrm{V}_{\mathrm{z}}\). The diode prevents a latching condition which could occur if the input momentarily changed polarity. This latching condition is not a design flaw in the MPY100, but occurs when a multiplier is connected in the feedback loop of an operational amplifier to perform square root functions.


FIGURE 10. Square Root Connection.
The load resistance \(\mathrm{R}_{\mathrm{L}}\) must be in the range of \(10 \mathrm{k} \Omega \leqslant \mathrm{R}_{\mathrm{L}}\) \(\leqslant 1 \mathrm{M} \Omega\). This resistance must be in the circuit as it provides the current necessary to operate the diode.

\section*{BRIDGE LINEARIZATION}


FIGURE 11. Bridge Linearization.
The use of the MPY 100 to linearize the output from a bridge circuit makes the output \(V_{0}\) independent of the bridge supply voltage.

TRUE RMS-TO-DC CONVERSION


FIGURE 12. True RMS-to-DC Conversion.
The rms-to-DC conversion circuit of Figure 12 gives greater accuracy and bandwidth but with less dynamic range than most rms-to-DC converters.

\section*{PERCENTAGE COMPUTATION}


Figure 13. Percentage Computation.

The circuit of Figure 13 has a sensitivity of \(1 \mathrm{~V} / \%\) and is capable of measuring \(10 \%\) deviations. Wider deviation can be measured by decreasing the ratio of \(R_{2} / R_{1}\).

\section*{SINE FUNCTION GENERATOR}


FIGURE 14. Sine Function Generator.
The circuit in Figure 14 uses implicit feedback to implement the following sine function approximation:
\[
\begin{gathered}
\mathrm{V}_{\mathrm{o}}=\left(1.5715 \mathrm{~V}_{1}-0.004317 \mathrm{~V}_{1}{ }^{3}\right) /\left(1+0.001398 \mathrm{~V}_{1}{ }^{2}\right) \\
=10 \sin \left(9 \mathrm{~V}_{1}\right) .
\end{gathered}
\]

SINGLE-PHASE POWER MEASUREMENT


FIGURE 15. Single-Phase Instantaneous and Real Power Measurement.

\section*{MORE CIRCUITS}

The theory and procedures for developing virtually any function generator or linearization circuit can be found in the Burr-Brown/McGraw Hill book "FUNCTION CIRCUITS - Design and Applications."

MPY534

MILITARY \& DIE
VERSIONS AVAILABLE

\section*{Precision ANALOG MULTIPLIER}

\section*{FEATURES}
- \(\pm 0.25 \%\) MAX 4-QUADRANT ERROR
- WIDE BANDWIDTH: 1MHz MIN, 3MHz TYP
- ADJUSTABLE SCALE FACTOR: GAINS TO 100
- STABLE AND RELIABLE MONOLITHIC CONSTRUCTION
- LOW COST

\section*{APPLICATIONS}
- PRECISION ANALOG SIGNAL PROCESSING
- VIDEO SIGNAL PROCESSING
- Voltage controlled filters and oscillators
- MODULATION AND demOdulation
- RATIO AND PERCENTAGE COMPUTATION

\section*{DESCRIPTION}

The MPY534 is a high accuracy, general purpose four-quadrant analog multiplier. Its accurately laser trimmed transfer characteristics make it easy to use in a wide variety of applications with a minimum of external parts and trimming circuitry. Its differential \(\mathrm{X}, \mathrm{Y}\) and Z inputs allow configuration as a multiplier, squarer, divider, square-rooter and other functions while maintaining high accuracy.
The wide bandwidth of this new design allows accurate signal processing at higher frequencies suitable for video signal processing. It is capable of performing IF and RF frequency mixing, modulation and demodulation with excellent carrier rejection and very simple feedthrough adjustment.
An accurate internal voltage reference provides precise setting of the scale factor. The differential \(\mathbf{Z}\) input allows user selected scale factors from 0.1 to 10 using external feedback resistors.


SPECIFICATIONS
ELECTRICAL
At \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{VDC}\) unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} & \multicolumn{3}{|c|}{MPY534J} & \multicolumn{3}{|c|}{MPY534K} & \multicolumn{3}{|c|}{MPY534L} & \multicolumn{3}{|c|}{MPY534S} & \multicolumn{3}{|c|}{MPY534T} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
MULTIPLIER \\
PERFORMANCE \\
Transfer Function \\
Total Error \({ }^{(4)}\)
\[
(-10 \mathrm{~V} \leq \mathrm{X}, \mathrm{Y} \leq+10 \mathrm{~V})
\] \\
\(T_{A}=\min\) to \(\max\) \\
Total Error vs Temperature \\
Scale Factor Error \\
\((S F=10000 \mathrm{~V} \text { Nominal })^{(2)}\) \\
Temperature Coefficient of \\
Scaling Voltage \\
Supply Rejection ( \(\pm 15 \mathrm{~V} \pm 1 \mathrm{~V}\) ) \\
Nonlinearity
\[
\begin{aligned}
& X(X=20 \mathrm{~V} p \mathrm{pk}-\mathrm{pk}, Y=10 \mathrm{~V}) \\
& Y(Y=20 \mathrm{Vk}-\mathrm{pk}, \mathrm{X}=10 \mathrm{~V})
\end{aligned}
\] \\
Feedthrough \({ }^{(3)}\) \\
\(X(Y\) Nulled, \(Y=20 \mathrm{~V}\) \\
pk-pk, 50 Hz ) \\
\(Y(X\) Nulled, \(Y=20 \mathrm{~V}\) \\
pk-pk, 50Hz) \\
Output Offset Voltage \\
Output Offset Voltage Drift
\end{tabular} & & \[
\begin{gathered}
\pm 15 \\
\pm 0022 \\
\pm 025 \\
\pm 002 \\
* \\
\pm 04 \\
* \\
\\
\pm 03 \\
* \\
\pm 5 \\
200
\end{gathered}
\] & \(\pm 10\) & \[
\underline{\left(X_{1}-\right.}
\] & \[
\begin{aligned}
& \text { 2) }\left(Y_{1}-\right. \\
& 10 \mathrm{~V} \\
& \pm 10 \\
& \pm 0015 \\
& \pm 01 \\
& \\
& \pm 001 \\
& \pm 001 \\
& \\
& \pm 02 \\
& \pm 001 \\
& \\
& \pm 015 \\
& \pm 001 \\
& \pm 2 \\
& 100
\end{aligned}
\] & \begin{tabular}{l}
\[
\frac{(2)}{2}+Z_{2}
\] \\
\(\pm 05\) \\
\(\pm 03\) \\
\(\pm 01\) \\
\(\pm 03\) \\
\(\pm 01\) \\
\(\pm 15\)
\end{tabular} & & \begin{tabular}{l}
\[
\begin{gathered}
\pm 05 \\
\pm 0008
\end{gathered}
\] \\
\(\pm 0005\) \\
\(\pm 010\) \\
\(\pm 0005\) \\
\(\pm 005\) \\
\(\pm 0003\)
\end{tabular} & \begin{tabular}{l}
\(\pm 025\) \\
\(\pm 012\) \\
\(\pm 012\) \\
\(\pm 10\)
\end{tabular} & & \begin{tabular}{l}
\(\pm 025\) \\
\(\pm 002\) \\
\(\pm 04\) \\
\(\pm 03\) \\
\(\pm 5\)
\end{tabular} & \[
\begin{aligned}
& \pm 10 \\
& \pm 20 \\
& \pm 002
\end{aligned}
\] & &  & \[
\begin{gathered}
\pm 10 \\
\pm 001 \\
\\
\pm 0005
\end{gathered}
\] & \[
\begin{gathered}
\% \\
\% \\
\% /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DYNAMICS \\
Small Signal BW, ( \(\mathrm{V}_{\text {out }}=01 \mathrm{~V} \mathrm{rms}\) ) 1\% Amplitude Error (CLOAD \(=1000 \mathrm{pF}\) ) Slew Rate (VOut \(=20 \mathrm{~V}\) pk-pk) Settling Time (to \(1 \%, \Delta V_{\text {OUT }}=20 \mathrm{~V}\) )
\end{tabular} & * &  & & 1 & \begin{tabular}{l}
3 \\
50 \\
20 \\
2
\end{tabular} & & * &  & & * &  & & * &  & & \begin{tabular}{l}
MHz \\
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{s}\)
\end{tabular} \\
\hline \begin{tabular}{l}
NOISE \\
Noise Spectral Density
\[
S F=10 \mathrm{~V}
\] \\
Wideband Noise
\[
f=10 \mathrm{~Hz} \text { to } 5 \mathrm{MHz}
\]
\[
f=10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}
\]
\end{tabular} & & * & & & \[
\begin{gathered}
08 \\
1 \\
90
\end{gathered}
\] & & & * & & & * & & & * & & \[
\begin{aligned}
& \mu \mathrm{V} / \sqrt{\mathrm{Hz}} \\
& \mid \mathrm{mVrms} \\
& \mu \mathrm{Vrms}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
OUTPUT \\
Output Voltage Swing \\
Output Impedance ( \(\mathrm{f} \leq 1 \mathrm{kHz}\) ) \\
Output Short Circuit Current \\
( \(R_{L}=0, T_{A}=m \ln\) to max) \\
Amplifier Open Loop Gain
\[
(\mathrm{f}=50 \mathrm{~Hz})
\]
\end{tabular} & * &  & & \(\pm 11\) & \[
\begin{aligned}
& 01 \\
& 30 \\
& 70
\end{aligned}
\] & & * &  & & * &  & & * &  & & \[
\begin{gathered}
V \\
\Omega \\
\mathrm{~mA} \\
\mathrm{~dB}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
INPUT AMPLIFIERS \\
( \(\mathbf{X}, \mathbf{Y}\) and \(\mathbf{Z}\) ) \\
Input Voltage Range Differential \(\mathrm{V}_{\mathrm{IN}}\left(\mathrm{V}_{\mathrm{CM}}=0\right)\) \\
Common-Mode \(\mathrm{V}_{\text {IN }}\) \\
\(\left(V_{\text {Diff }}=0\right)\) (see Typical \\
Performance Curves) \\
Offset Voltage \(X, Y\) \\
Offset Voltage Drift \(X, Y\) \\
Offset Voltage Z \\
Offset Voltage Drift Z \\
CMRR \\
Bias Current \\
Offset Current \\
Differential Resistance
\end{tabular} & 60 & \[
\begin{gathered}
\pm 5 \\
100 \\
\pm 5 \\
200 \\
80
\end{gathered}
\] & \[
\begin{aligned}
& \pm 20 \\
& \pm 30
\end{aligned}
\] & 70 & \[
\begin{aligned}
& \pm 12 \\
& \pm 10 \\
& \\
& \pm 2 \\
& 50 \\
& \pm 2 \\
& 100 \\
& 90 \\
& 08 \\
& 01 \\
& 10 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \pm 10 \\
& \pm 15 \\
& 20
\end{aligned}
\] & * &  & \[
\pm 10
\]
\[
02
\] & 60 & \begin{tabular}{l}
\(\pm 5\) \\
100 \\
\(\pm 5\) \\
80
\end{tabular} & \[
\begin{gathered}
\pm 20 \\
\pm 30 \\
500 \\
* \\
20
\end{gathered}
\] & * &  & 300
\[
20
\] & \[
\begin{gathered}
V \\
V \\
\\
m V \\
\mu V /{ }^{\circ} \mathrm{C} \\
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mathrm{~dB} \\
\mu \mathrm{~A} \\
\mu \mathrm{~A} \\
\mathrm{M} \Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DIVIDER PERFORMANCE \\
Transfer Function ( \(\mathrm{X}_{1}>\mathrm{X}_{2}\) ) \\
Total Error \({ }^{(1)}\)
\[
\begin{aligned}
& (X=10 \mathrm{~V},-10 \mathrm{~V} \leq \mathrm{Z} \\
& \leq+10 \mathrm{~V}) \\
& (\mathrm{X}-1 \mathrm{~V},-1 \mathrm{~V} \leq \mathrm{Z} \\
& \leq+1 \mathrm{~V}) \\
& (01 \mathrm{~V} \leq \mathrm{X} \leq 10 \mathrm{~V}, \\
& -10 \mathrm{~V} \leq \mathrm{Z} \leq 10 \mathrm{~V})
\end{aligned}
\]
\end{tabular} & & \begin{tabular}{l}
\[
\pm 075
\] \\
\(\pm 20\) \\
\(\pm 25\)
\end{tabular} & & 10 V & \[
\begin{aligned}
& \frac{\left.Z_{2}-Z_{1}\right)}{\left.X_{1}-X_{2}\right)} \\
& \pm 035 \\
& \pm 10 \\
& \pm 10
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 02 \\
& \pm 08 \\
& \pm 08
\end{aligned}
\] & & & \[
\begin{aligned}
& \pm 075 \\
& \pm 20 \\
& \pm 25
\end{aligned}
\] & & &  & & \begin{tabular}{l}
\% \\
\% \\
\%
\end{tabular} \\
\hline
\end{tabular}
*Specifications same as for MPY534K

ELECTRICAL (CONT)
At \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{VDC}\) unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline MODEL & \multicolumn{3}{|c|}{MPY534J} & \multicolumn{3}{|c|}{MPY534K} & \multicolumn{3}{|c|}{MPY534L} & \multicolumn{3}{|c|}{MPY534S} & \multicolumn{3}{|c|}{MPY534T} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
SQUARE PERFORMANCE \\
Transfer Function \\
Total Error ( \(-10 \mathrm{~V} \leq \mathrm{X} \leq 10 \mathrm{~V}\) )
\end{tabular} & & \[
06
\] & & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \frac{\left(x_{1}-x_{2}\right)^{2}}{10 V}+z_{2} \\
& \mid \pm 0.3
\end{aligned}
\]} & & \[
\pm 02
\] & & & \[
\pm 06
\] & & & * & & \% \\
\hline \begin{tabular}{l}
SQUARE-ROOTER PERFORMANCE \\
Transfer Function ( \(Z_{1} \leq Z_{2}\) ) Total Error \({ }^{(1)}\) ( \(1 \mathrm{~V} \leq \mathrm{Z} \leq 10 \mathrm{~V}\) )
\end{tabular} & & \[
\pm 10
\] & & \[
\sqrt{10 \mathrm{~V}}
\] & \[
\begin{aligned}
& 2-Z_{1} \\
& \pm 05
\end{aligned}
\] & \[
+X_{2}
\] & & \[
\pm 025
\] & & & \[
\pm 10
\] & & & \[
\pm 05
\] & & \% \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Supply Voltage Rated Performance Operating Supply Current, Quiescent
\end{tabular} & * & & * & \(\pm 8\) & \[
\begin{gathered}
\pm 15 \\
4
\end{gathered}
\] & \[
\begin{gathered}
\pm 18 \\
6
\end{gathered}
\] & * & & * & * & * & \(\pm{ }_{*}{ }_{*}\) & * & * & \(\pm{ }_{*}\) & \[
\begin{aligned}
& \text { VDC } \\
& \text { VDC } \\
& \mathrm{mA}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Operating \\
Storage
\end{tabular} & * & & * & \[
\begin{gathered}
0 \\
-65
\end{gathered}
\] & & \[
\begin{array}{r}
+70 \\
+150
\end{array}
\] & * & & * & \(\stackrel{-5}{*}\) & & \(\underset{*}{+125}\) & -55 & & \(\stackrel{+125}{*}\) & \(\circ\) \\
\hline
\end{tabular}
*Specification same as for MPY534K
NOTES (1) Figures given are percent of full scale, \(\pm 10 \mathrm{~V}(1 \mathrm{e}, 001 \%=1 \mathrm{mV}) \quad\) (2) May be reduced to 3 V using external resistor between \(-\mathrm{V}_{\mathrm{s}}\) and SF (3) Irreducible component due to nonlinearity, excludes effect of offsets

ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|l|l|l|}
\hline \multicolumn{1}{|c|}{ Parameter } & \multicolumn{1}{c|}{ MPY534J, K, L} & \multicolumn{1}{c|}{ MPY534S, \(\mathbf{T}\)} \\
\hline Power Supply Voltage & \(\pm 18\) & \(\pm 20\) \\
Power Dissipation & 500 mW &. \\
Output Short-Circuit to Ground & Indefinite &. \\
Input Voltage (all X, Y and Z) & \(\pm \mathrm{V}_{\mathrm{S}}\) &. \\
Operating Temperature Range & \(0^{\circ} \mathrm{C}\) to \(-70^{\circ} \mathrm{C}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) &. \\
Lead Temperature (10s soldering) & \(300^{\circ} \mathrm{C}\) &. \\
\hline
\end{tabular}
*Specification same as for MPY534K
\(\left.\begin{array}{|l}\hline \\ \text { Grade Designation }- \\ \left.\begin{array}{l}\mathrm{J} \\ \mathrm{K} \\ \mathrm{L}\end{array}\right\} \quad 0 \text { to } 70^{\circ} \mathrm{C} \\ \mathrm{S} \\ \mathrm{T}\end{array}\right\} \quad-55\) to \(125^{\circ} \mathrm{C}\)

Package Designation
\[
\begin{aligned}
& \mathrm{H}=\mathrm{TO}-100 \\
& \mathrm{D}=\mathrm{DIP}
\end{aligned}
\]

\section*{PIN CONFIGURATION (TOP VIEW)}


TO-100


DIP

\section*{MECHANICAL}

\begin{tabular}{lll} 
\\
\hline
\end{tabular}

TYPICAL PERFORMANCE CURVES
\(T_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}\) unless otherwise noted


COMMON-MODE-REJECTION RATIO VS FREQUENCY


NOISE SPECTRAL DENSITY
VS FREQUENCY


BIAS CURRENTS VS TEMPERATURE
( \(\mathrm{X}, \mathrm{Y}\) or Z inputs)


INPUT DIFFERENTIAL-MODE/
COMMON-MODE VOLTAGE


FREQUENCY RESPONSE VS DIVIDER DENOMINATOR INPUT VOLTAGE



\section*{THEORY OF OPERATION}

The transfer function for the MPY534 is:
\[
V_{\text {OUI }}=A\left[\frac{\left(X_{1}-X_{2}\right)\left(Y_{1}-Y_{2}\right)}{S F}-\left(Z_{1}-Z_{2}\right)\right]
\]
where:
A = Open-loop gain of the output amplifier (Typically 85 dB at DC).
\(\mathrm{SF}=\) Scale Factor. Laser-trimmed to 10 V but adjustable over a 3 V to 10 V range using external resistor.
\(\mathrm{X}, \mathrm{Y}, \mathrm{Z}\) are input voltages. Full-scale input voltage is equal to the selected SF. (Max input voltage \(=\) \(\pm 1.25\) SF.)
An intuitive understanding of transfer function can be gained by analogy to an op amp. By assuming that the open-loop gain, A, of the output amplifier is infinite, inspection of the transfer function reveals that any \(V_{\text {OUT }}\) can be created with an infinitesimally small quantity within the brackets. Then, an application circuit can be analyzed by assigning circuit voltages for all \(\mathrm{X}, \mathrm{Y}\) and Z inputs and setting the bracketed quantity equal to zero. For example, the basic multiplier connection in Figure 1, \(Z_{1}=V_{\text {OUI }}\) and \(Z_{2}=0\). The quantity within the brackets then reduces to:
\[
\frac{\left(X_{1}-X_{2}\right)\left(Y_{1}-Y_{2}\right)}{S F}-\left(V_{\text {out }}-0\right)=0
\]

This approach leads to a simple relationship which can be solved for Vout.
The scale factor is accurately factory-adjusted to 10 V and is typically accurate to within \(0.1 \%\) or less. The scale factor may be adjusted by connecting a resistor or potentiometer between pin SF and the \(-\mathrm{V}_{\mathrm{S}}\) power supply. The value of the external resistor can be approximated by:
\[
\mathrm{R}_{\mathrm{SF}}=5.4 \mathrm{k} \Omega\left[\frac{\mathrm{SF}}{10-\mathrm{SF}}\right]
\]

Internal device tolerances make this relationship accurate to within approximately \(25 \%\). Some applications can benefit from reduction of the SF by this technique.
The reduced input bias current and drift achieved by

FREQUENCY RESPONSE
AS A MULTIPLIER

this technique can be likened to operating the input circuitry in a higher gain, thus reducing output contributions to these effects. Adjustment of the scale factor does not affect bandwidth.


FIGURE 1. Basic Multiplier Connection.
The MPY534 is fully characterized at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) but operation is possible down to \(\pm 8 \mathrm{~V}\) with an attendant reduction of input and output range capability. Operation at voltages greater than \(\pm 15 \mathrm{~V}\) allows greater output swing to be achieved by using an output feedback attenuator (Figure 2).


FIGURE 2. Connections for Scale-Factor of Unity.

\section*{BASIC MULTIPLIER CONNECTION}

Figure 1 shows the basic connection as a multiplier. Accuracy is fully specified without any additional user trimming circuitry. Some applications can benefit from trimming one or more of the inputs. The fully differential inputs facilitate referencing the input quantities to the source voltage common terminal for maximum accuracy. They also allow use of simple offset voltage trimming circuitry as shown on the X input.
The differential Z input allows an offset to be summed in \(V_{\text {Our }}\). In basic multiplier operation the \(Z_{2}\) input serves as the output voltage reference and should be connected to the ground reference of the driven system for maximum accuracy.
A method of changing (lowering) SF by connecting to the SF pin was discussed previously. Figure 2 shows another method of changing the effective SF of the overall circuit using an attenuator in the feedback connection to \(Z_{1}\). This method puts the output amplifier in a higher gain and is thus accompanied by a reduction in bandwidth and an increase in output offset voltage. The larger output offset may be reduced by applying a trimming voltage to the high impedance input, \(\mathbf{Z}_{2}\).
The flexibility of the differential Z inputs allows direct conversion of the output quantity to a current. Figure 3 shows the output voltage differentially-sensed across a series resistor forcing an output-controlled current. Addition of a capacitor load then creates a time integration function useful in a variety of applications such as power computation.


FIGURE 3. Conversion of Output to Current.

\section*{SQUARER CIRCUIT}

Squarer operation is achieved by paralleling the X and Y inputs of the standard multiplier circuit. Inverted output can be achieved by reversing the differential input terminals of either the X or Y input. Accuracy in the squaring mode is typically a factor of two better than the specified multipler mode with maximum error occurring with small (less than IV) inputs. Better accuracy can be achieved for small input voltage levels by using a reduced SF value.

\section*{DIVIDER OPERATION}

The MPY534 can be configured as a divider as shown in

Figure 4. High impedance differential inputs for the numerator and denominator are achieved at the \(Z\) and \(X\) inputs respectively. Feedback is applied to the \(Y_{2}\) input, and \(Y_{1}\) is normally referenced to output ground. Alternatively, as the transfer function implies, an input applied to \(Y_{1}\) can be summed directly into Vout. Since the feedback connection is made to a multiplying input, the effective gain of the output op amp varies as a function of the denominator input voltage. Therefore the bandwidth of the divider function is proportional to the denominator voltage (see Typical Performance Curves).
Accuracy of the divider mode typically ranges from \(0.75 \%\) to \(2.0 \%\) for a 10 to 1 denominator range depending on device grade. Accuracy is primarily limited by input offset voltages and can be significantly improved by trimming the offset of the X input. A trim voltage of \(\pm 3.5 \mathrm{mV}\) applied to the "low side" X input ( \(\mathrm{X}_{2}\) for positive input voltages on \(\mathrm{X}_{1}\) ) can produce similar accuracies over a 100 to 1 deonominator range. To trim, apply a signal which varies from 100 mV to 10 V at a low frequency (less than 500 Hz ) to both inputs. An offset sine wave or ramp is suitable. Since the ratio of the quantities should be constant, the ideal output would be a constant 10 V . Using AC coupling on an oscilloscope, adjust the offset control for minimum output voltage variation.


FIGURE 4. Basic Divider Connection.

\section*{SQUARE-ROOTER}

A square-rooter connection is shown in Figure 5. Input voltage is limited to one polarity (positive for the connection shown). The diode prevents circuit latch-up


FIGURE 5. Square-Rooter Connection.
should the input go negative. The circuit can be configured for negative input and positive output by reversing the polarity of both the \(X\) and \(Y\) inputs. The output polarity can be reversed by reversing the diode and X

\section*{APPLICATIONS}


FIGURE 6. Difference-of-Squares.


FIGURE 7. Voltage-Controlled Amplifier.


FIGURE 8. Sine-Function Generator.
input polarity. A load resistance of approximately \(10 \mathrm{k} \Omega\) must be provided. Trimming for improved accuracy would be accomplished at the Z input.


FIGURE 9. Linear AM Modulator.


FIGURE 10. Percentage Computer.


FIGURE 11. Bridge-Linearization Function.


\section*{Wide Bandwidth PRECISION ANALOG MULTIPLIER}

\section*{FEATURES}
- WIDE BANDWIDTH: 10MHz typ
- \(\pm 0.5 \%\) maX FOUR-QUADRANT ERROR
- INTERNAL WIDE-BANDWIDTH OP AMP
- EASY TO USE
- LOW COST
- ENHANCED RELIABILITY SCREENING AVAILABLE

\section*{APPLICATIONS}
- PRECISION ANALOG SIGNAL PROCESSING
- MODULATION AND DEMODULATION
- VOLTAGE-CONTROLLED AMPLIFIERS
- VIDEO SIGNAL PROCESSING
- VOLTAGE-CONTROLLED FILTERS AND OSCILLATORS

\section*{DESCRIPTION}

The MPY634 is a wide bandwidth, high accuracy, four-quadrant analog multiplier. Its accurately lasertrimmed multiplier characteristics make it easy to use in a wide variety of applications with a minimum of external parts, often eliminating all external trimming. Its differential \(X, Y\), and \(Z\) inputs allow configuration as a multiplier, squarer, divider, squarerooter, and other functions while maintaining high accuracy.
The wide bandwidth of this new design allows signal processing at I.F., R.F., and video frequencies. The internal output amplifier of the MPY634 reduces design complexity compared to other high frequency multipliers and balanced modulator circuits. It is capable of performing frequency mixing, balanced modulation, and demodulation with excellent carrier rejection.
An accurate internal voltage reference provides precise setting of the scale factor. The differential \(\mathbf{Z}\) input allows user-selected scale factors from 0.1 to 10 using external feedback resistors.

\section*{SPECIFICATIONS}

ELECTRICAL
At \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}\) unless otherwise specified.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} & \multicolumn{3}{|c|}{MPY634KP/KU} & \multicolumn{3}{|c|}{MPY634AM} & \multicolumn{3}{|c|}{MPY634BM} & \multicolumn{3}{|c|}{MPY634SM} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
MULTIPLIER \\
PERFORMANCE \\
Transfer Function \\
Total Error \({ }^{(1)}\)
\[
(-10 \mathrm{~V} \leq \mathrm{X}, \mathrm{Y} \leq+10 \mathrm{~V})
\] \\
\(T_{A}=\) min to \(\max\) \\
Total Error vs Temperature \\
Scale Factor Error \\
(SF \(=10000 \mathrm{~V}\) Nomınal) \({ }^{(2)}\) \\
Temperature Coefficient of \\
Scaling Voltage \\
Supply Rejection ( \(\pm 15 \mathrm{~V} \pm 1 \mathrm{~V}\) ) \\
Nonlinearity
\[
\begin{aligned}
& X(X=20 \mathrm{Vp}-\mathrm{p}, \mathrm{Y}=10 \mathrm{~V}) \\
& Y(Y=20 \mathrm{Vp-p}, \mathrm{X}=10 \mathrm{~V})
\end{aligned}
\] \\
Feedthrough \({ }^{(3)}\) \\
\(X\) ( \(Y\) Nulled, \(Y=20 \mathrm{~V}\)
\[
\mathrm{p}-\mathrm{p}, 50 \mathrm{~Hz})
\] \\
Y (X Nulled, \(\mathrm{Y}=20 \mathrm{~V}\) \(\mathrm{p}-\mathrm{p}, 50 \mathrm{~Hz}\) ) \\
Both Inputs ( \(500 \mathrm{kHz}, 1 \mathrm{~V}\) rms) Unnulled \\
Nulled \\
Output Offset Voltage \\
Output Offset Voltage Drift
\end{tabular} & \[
\begin{aligned}
& 40^{(4)} \\
& 55^{(4)}
\end{aligned}
\] & \begin{tabular}{l}
\(\pm 25\) \\
\(\pm 003\) \\
\(\pm 025\) \\
\(\pm 002\) \\
* \\
* \\
\(\pm 03\) \\
50 \\
60 \\
\(\pm 50\)
\end{tabular} & \(\pm 20\)
\[
\pm 100
\] & \[
\left(\mathrm{X}_{1}-\right.
\] & 2) \(\left(Y_{1}-\right.\)
10 V
\(\pm 15\)
\(\pm 0022\)
\(\pm 01\)
\(\pm 001\)
\(\pm 001\)
\(\pm 0.4\)
\(\pm 001\)
\(\pm 03\)
\(\pm 001\)
55
65
\(\pm 5\)
\(\pm 200\) & \begin{tabular}{l}
\(+Z_{2}\) \\
\(\pm 10\)
\end{tabular} & \({ }^{*}\) &  & \begin{tabular}{l}
\[
\pm 05
\] \\
\(\pm 0.3\) \\
\(\pm 01\) \\
\(\pm 03\) \\
\(\pm 01\) \\
\(\pm 15\)
\end{tabular} & * &  &  & \[
\begin{gathered}
\% \\
\% \\
\% /{ }^{\circ} \mathrm{C} \\
\% \\
\% /{ }^{\circ} \mathrm{C} \\
\% \\
\% \\
\% \\
\\
\% \\
\% \\
\% \\
\mathrm{~dB} \\
\mathrm{~dB} \\
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DYNAMICS \\
Small Signal BW, (V \({ }_{\text {OUt }}=01 \mathrm{Vrms}\) ) 1\% Amplitude Error ( \(\mathrm{C}_{\text {LOAD }}=1000 \mathrm{pF}\) ) \\
Slew Rate ( \(\mathrm{V}_{\text {out }}=20 \mathrm{Vp}-\mathrm{p}\) ) \\
Settling Time \\
(to \(1 \%, \Delta V_{\text {OUT }}=20 \mathrm{~V}\) )
\end{tabular} & \(6^{(4)}\) &  & & 8 & \[
\begin{gathered}
10 \\
\\
100 \\
20 \\
2 \\
\hline
\end{gathered}
\] & & * &  & & 6 &  & & \begin{tabular}{l}
MHz \\
kHz \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{s}\)
\end{tabular} \\
\hline \begin{tabular}{l}
NOISE \\
Noise Spectral Density
\[
S F=10 \mathrm{~V}
\] \\
Wideband Noise- \\
\(f=10 \mathrm{~Hz}\) to 5 MHz \\
\(\mathrm{f}=10 \mathrm{~Hz}\) to 10 kHz
\end{tabular} & & * & & & \[
\begin{gathered}
08 \\
1 \\
90
\end{gathered}
\] & & & * & & & * & & \begin{tabular}{l}
\(\mu \mathrm{V} / \sqrt{\mathrm{Hz}}\) \\
mVrms \(\mu\) Vrms
\end{tabular} \\
\hline \begin{tabular}{l}
OUTPUT \\
Output Voltage Swing Output Impedance ( \(\mathrm{f} \leq 1 \mathrm{kHz}\) ) Output Short Circuit Current ( \(R_{L}=0, T_{A}=\) min to max) Amplifier Open Loop Gain
\[
(f=50 \mathrm{~Hz})
\]
\end{tabular} & * &  & & \(\pm 11\) & \[
\begin{aligned}
& 01 \\
& 30 \\
& 85
\end{aligned}
\] & & * &  & & * &  & & \begin{tabular}{l}
\(V\)
\(\Omega\) \\
mA \\
dB
\end{tabular} \\
\hline \begin{tabular}{l}
INPUT AMPLIFIERS \\
( \(\mathbf{X}, \mathbf{Y}\) and \(\mathbf{Z}\) ) \\
Input Voltage Range \\
Differential \(\mathrm{V}_{\mathrm{IN}}\left(\mathrm{V}_{\mathrm{CM}}=0\right)\) \\
Common-Mode \(\mathrm{V}_{\text {IN }}\left(\mathrm{V}_{\text {DIFF }}=0\right)\) \\
(see Typical Performance Curves) \\
Offset Voltage X, Y \\
Offset Voltage Drift X, \(Y\) \\
Offset Voltage Z \\
Offset Voltage Drift Z \\
CMRR \\
Bias Current \\
Offset Current \\
Differential Resistance
\end{tabular} & * & \[
\begin{aligned}
& \pm 25 \\
& 200 \\
& \pm 25
\end{aligned}
\] & \[
\begin{aligned}
& \pm 100 \\
& \pm 100
\end{aligned}
\] & 60 & \[
\begin{aligned}
& \pm 12 \\
& \pm 10 \\
& \\
& \pm 5 \\
& 100 \\
& \pm 5 \\
& 200 \\
& 80 \\
& 08 \\
& 0.1 \\
& 10
\end{aligned}
\] & \[
\begin{aligned}
& \pm 20 \\
& \pm 30 \\
& 2.0
\end{aligned}
\] & 70 & \[
\begin{gathered}
\pm 2 \\
50 \\
\pm 2 \\
100 \\
90
\end{gathered}
\] & \[
\begin{aligned}
& \pm 10 \\
& \pm 15
\end{aligned}
\] & * &  & \[
\begin{gathered}
* \\
* \\
500 \\
* \\
20
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mathrm{mV} \\
\mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\mathrm{~dB} \\
\mu \mathrm{~A} \\
\mu \mathrm{~A} \\
\mathrm{M} \Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DIVIDER PERFORMANCE \\
Transfer Function ( \(X_{1}>X_{2}\) ) Total Error \({ }^{(1)}\) untrimmed
\[
\begin{aligned}
& (X=10 V,-10 V \leq Z \leq+10 V) \\
& (X=1 V,-1 V \leq Z \leq+1 V) \\
& (01 V \leq X \leq 10 \mathrm{~V},-10 \mathrm{~V} \leq \\
& Z \leq 10 \mathrm{~V})
\end{aligned}
\]
\end{tabular} & & \begin{tabular}{l}
15 \\
40 \\
50
\end{tabular} & & & \[
\begin{gathered}
\frac{\left(Z_{2}-Z_{1}\right)}{\left(X_{1}-X_{2}\right)} \\
\pm 0.75 \\
\pm 20 \\
\pm 25
\end{gathered}
\] & & & \begin{tabular}{l}
\(\pm 0.35\) \\
\(\pm 1.0\) \\
\(\pm 10\)
\end{tabular} & & & \[
\pm 075
\] & & \[
\begin{aligned}
& \% \\
& \% \\
& \%
\end{aligned}
\] \\
\hline
\end{tabular}

ELECTRICAL（CONT）
At \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}\) unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline MODEL & \multicolumn{3}{|c|}{MPY634KP／KU} & \multicolumn{3}{|c|}{MPY634AM} & \multicolumn{3}{|c|}{MPY634BM} & \multicolumn{3}{|c|}{MPY634SM} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
SQUARE PERFORMANCE \\
Transfer Function \\
Total Error（ \(-10 \mathrm{~V} \leq \mathrm{X} \leq 10 \mathrm{~V}\) ）
\end{tabular} & & \[
\pm 12
\] & & \multicolumn{3}{|c|}{\[
\frac{\left(X_{1}-X_{2}\right)^{2}}{\left|\begin{array}{c}
10 \mathrm{~V} \\
\pm 06
\end{array}\right|}+Z_{2}
\]} & & \[
\pm 03
\] & & & ＊ & & \％ \\
\hline \begin{tabular}{l}
SQUARE－ROOTER PERFORMANCE \\
Transfer Function \(\left(Z_{1} \leq Z_{2}\right)\) \\
Total Error \({ }^{\text {（1）}}\)（ \(1 \mathrm{~V} \leq \mathrm{Z} \leq 10 \mathrm{~V}\) ）
\end{tabular} & & \[
\pm 20
\] & & \[
\sqrt{1}
\] & \[
\begin{gathered}
Z_{2}-Z \\
\pm 10
\end{gathered}
\] & & & \[
\begin{gathered}
* \\
\pm 05
\end{gathered}
\] & & & ＊ & & \％ \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Supply Voltage Rated Performance Operatıng Supply Current，Quiescent
\end{tabular} & ＊ &  & ＊ & \(\pm 8\) & \[
\begin{gathered}
\pm 15 \\
4
\end{gathered}
\] & \[
\begin{gathered}
\pm 18 \\
6
\end{gathered}
\] & ＊ &  & ＊ & ＊ &  & \(\pm 20\)
\(*\) & \begin{tabular}{l}
VDC \\
VDC \\
mA
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Storage
\end{tabular} & \[
\begin{gathered}
*^{(5)} \\
-40
\end{gathered}
\] & & \[
\begin{gathered}
*(5) \\
+85
\end{gathered}
\] & \[
\begin{aligned}
& -25 \\
& -65
\end{aligned}
\] & & \[
\begin{array}{r}
+85 \\
+150
\end{array}
\] & ＊ & & ＊ & \({ }_{*}^{-55}\) & & +125
\(*\) & \[
{ }^{\circ} \mathrm{C}
\] \\
\hline
\end{tabular}
＊Specification same as for MPY634AM．
NOTES：（1）Figures given are percent of full scale，\(\pm 10 \mathrm{~V}(1 \mathrm{e}, 0.01 \%=1 \mathrm{mV})\) ．（2）May be reduced to 3 V using external resistor between \(-\mathrm{V}_{\mathrm{s}}\) and SF （3）Irreducible component due to nonlinearity，excludes effect of offsets．（4）KP grade only（5）KP grade only \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for KU grade

\section*{MECHANICAL}


\section*{METAL TO－100}


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Parameter } & MPY634AM／BM & MPY634KP／KU & MPY634SM \\
\hline \begin{tabular}{l} 
Power Supply Voltage \\
Power Dissipatıon \\
Output Short－CIrcuit \\
to Ground
\end{tabular} & \(\pm 00 \mathrm{~mW}\) & \(*\) & \(\pm 20\) \\
\begin{tabular}{l} 
Input Voltage（all X， \\
Y and Z）
\end{tabular} & Indefinite & \(*\) & \(*\) \\
\begin{tabular}{l} 
Temperature Range＇ \\
Operatıng
\end{tabular} & \(\pm \mathrm{V}_{\mathrm{s}}\)＇ & \(*\) & \(*\) \\
\begin{tabular}{l} 
Storage
\end{tabular} & \(-25 /+85^{\circ} \mathrm{C}\) & \(*\) & \(*\) \\
\begin{tabular}{l} 
Lead Temperature \\
（10s soldering） \\
SOIC＇KU＇Package
\end{tabular} & \(-65 /+150^{\circ} \mathrm{C}\) & \(-40 /+85^{\circ} \mathrm{C}\) & \(-55 /+125^{\circ} \mathrm{C}\) \\
& \(+300^{\circ} \mathrm{C}\) & \(*\) & \(*\) \\
\hline
\end{tabular}
＊Specification same as for MPY634AM／BM

PIN CONFIGURATIONS (TOP VIEW)

ORDERING INFORMATION Basic Model Number

Performance Grade \(\qquad\)



TO-100: MPY634AM/BM/SM
DIP: MPY634KP

\section*{TYPICAL PERFORMANCE CURVES}
\(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{VDC}\) unless otherwise noted


\section*{TYPICAL PERFORMANCE CURVES (CONT) \\ \(T_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{VDC}\) unless otherwise noted.}


BIAS CURRENTS VS TEMPERATURE
( \(\mathrm{X}, \mathrm{Y}\) or Z inputs)



INPUT DIFFERENTIAL-MODE/ COMMON-MODE VOLTAGE


\section*{THEORY OF OPERATION}

The transfer function for the MPY634 is:
\[
\mathrm{V}_{\text {OUT }}=\mathrm{A}\left[\frac{\left(\mathrm{X}_{1}-\mathrm{X}_{2}\right)\left(\mathrm{Y}_{1}-\mathrm{Y}_{2}\right)}{\mathrm{SF}}-\left(\mathrm{Z}_{1}-\mathrm{Z}_{2}\right)\right]
\]
where:
\(\mathrm{A}=\) open-loop gain of the output amplifier (typically 85 dB at DC).
SF \(=\) Scale Factor. Laser-trimmed to 10 V but adjustable over a 3 V to 10 V range using external resistors.
\(\mathrm{X}, \mathrm{Y}, \mathrm{Z}\) are input voltages. Full-scale input voltage is equal to the selected SF. (Max input voltage \(=\) \(\pm 1.25\) SF.)
An intuitive understanding of transfer function can be gained by analogy to the op amp. By assuming that the open-loop gain, A , of the output operational amplifier is infinite, inspection of the transfer function reveals that any Vout can be created with an infinitesimally small quantity within the brackets. Then, an application circuit can be analyzed by assigning circuit voltages for all \(\mathrm{X}, \mathrm{Y}\) and Z inputs and setting the bracketed quantity equal to zero. For example, the basic multiplier connection in Figure \(1, Z_{1}=V_{\text {out }}\) and \(Z_{2}=0\). The quantity within the brackets then reduces to:
\[
\frac{\left(X_{1}-X_{2}\right)\left(Y_{1}-Y_{2}\right)}{S F}-\left(V_{\text {out }}-0\right)=0
\]

This approach leads to a simple relationship which can be solved for Vout to provide the closed-loop transfer function.
The scale factor is accurately factory adjusted to 10 V and is typically accurate to within \(0.1 \%\) or less. The scale factor may be adjusted by connecting a resistor or potentiometer between pin SF and the \(-\mathrm{V}_{\mathrm{s}}\) power supply. The value of the external resistor can be approximated by:
\[
\mathrm{R}_{\mathrm{SF}}=5.4 \mathrm{k} \Omega\left[\frac{\mathrm{SF}}{10-\mathrm{SF}}\right]
\]

Internal device tolerances make this relationship accurate to within approximately \(25 \%\). Some applications can benefit from reduction of the SF by this technique. The reduced input bias current, noise, and drift achieved by this technique can be likened to operating the input circuitry in a higher gain, thus reducing output contributions to these effects. Adjustment of the scale factor does not affect bandwidth.
The MPY634 is fully characterized at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) but operation is possible down to \(\pm 8 \mathrm{~V}\) with an attendant reduction of input and output range capability. Operation at voltages greater than \(\pm 15 \mathrm{~V}\) allows greater output swing to be achieved by using an output feedback attenuator (Figure 1).


FIGURE 1. Connections for Scale-Factor of Unity.
As with any wide bandwidth circuit, the power supplies should be bypassed with high frequency ceramic capacitors. These capacitors should be located as near as practical to the power supply connections of the MPY634. Improper bypassing can lead to instability, overshoot, and ringing in the output.

\section*{BASIC MULTIPLIER CONNECTION}

Figure 2 shows the basic connection as a multiplier. Accuracy is fully specified without any additional usertrimming circuitry. Some applications can benefit from trimming of one or more of the inputs. The fully differential inputs facilitate referencing the input quantities to the source voltage common terminal for maximum accuracy. They also allow use of simple offset voltage trimming circuitry as shown on the \(X\) input.


FIGURE 2. Basic Multiplier Connection.
The differential \(Z\) input allows an offset to be summed in Vout. In basic multiplier operation the \(Z_{2}\) input serves as the output voltage ground reference and should be connected to the ground of the driven system for maximum accuracy.
A method of changing (lowering) SF by connecting to the SF pin was discussed previously. Figure 1 shows an alternative method of changing the effective SF of the overall circuit by using an attenuator in the feedback connection to \(\mathrm{Z}_{1}\). This method puts the output amplifier in a higher gain and is thus accompanied by a reduction in bandwidth and an increase in output offset voltage. The larger output offset may be reduced by applying a trimming voltage to the high impedance input, \(\mathrm{Z}_{2}\).
The flexibility of the differential \(\mathbf{Z}\) inputs allows direct conversion of the output quantity to a current. Figure 3 shows the output voltage differentially-sensed across a series resistor forcing an output-controlled current. Addition of a capacitor load then creates a time integration function useful in a variety of applications such as power computation.


FIGURE 3. Conversion of Output to Current.

\section*{SQUARER CIRCUIT (FREQUENCY DOUBLER)}

Squarer, or frequency doubler, operation is achieved by paralleling the X and Y inputs of the standard multiplier circuit. Inverted output can be achieved by reversing the differential input terminals of either the \(X\) or \(Y\) input. Accuracy in the squaring mode is typically a factor of
two better than the specified multiplier mode with maximum error occurring with small (less than IV) inputs. Better accuracy can be achieved for small input voltage levels by reducing the scale factor, SF.

\section*{DIVIDER OPERATION}

The MPY634 can be configured as a divider as shown in Figure 4. High impedance differential inputs for the numerator and denominator are achieved at the \(Z\) and \(X\) inputs respectively. Feedback is applied to the \(Y_{2}\) input, and \(Y_{1}\) is normally referenced to output ground. Alternatively, as the transfer function implies, an input applied to \(Y_{1}\) can be summed directly into \(V_{\text {out. }}\) Since the feedback connection is made to a multiplying input, the effective gain of the output op amp varies as a function of the denominator input voltage. Therefore, the bandwidth of the divider function is proportional to the denominator voltage (see Typical Performance Curves).
Accuracy of the divider mode typically ranges from \(1.0 \%\) to \(2.5 \%\) for a 10 to 1 denominator range depending on device grade. Accuracy is primarily limited by input offset voltages and can be significantly improved by trimming the offset of the X input. A trim voltage of


FIGURE 4. Basic Divider Connection.
\(\pm 3.5 \mathrm{mV}\) applied to the "low side" X input ( \(\mathrm{X}_{2}\) for positive input voltages on \(\mathrm{X}_{1}\) ) can produce similar accuracies over a 100 to 1 denominator range. To trim, apply a signal which varies from 100 mV to 10 V at a low frequency (less than 500 Hz ). An offset sine wave or ramp is suitable. Since the ratio of the quantities should be constant, the ideal output would be a constant 10 V . Using AC coupling on an oscilloscope, adjust the offset control for minimum output voltage variation.

\section*{SQUARE-ROOTER}

A square-rooter connection is shown in Figure 5. Input voltage is limited to one polarity (positive for the connection shown). The diode prevents circuit latch-up should the input go negative. The circuit can be configured for negative input and positive output by reversing the polarity of both the X and Y inputs. The output polarity can be reversed by reversing the diode and X input polarity. A load resistance of approximately \(10 \mathrm{k} \Omega\) must be provided. Trimming for improved accuracy would be accomplished at the Z input.


FIGURE 5. Square-Rooter Connection.

APPLICATIONS


FIGURE 6. Phase Detector.


FIGURE 7. Voltage-Controlled Amplifier.


FIGURE 8. Sine-Function Generator.


By injecting the input carrier signal into the output through connection to the \(\mathbf{Z}_{\mathbf{2}}\) input, conventional amplitude modulation is achieved Amplification can be achieved by use of the SF pin, or \(Z\) attenuator (at the expense of bandwidth)

FIGURE 9. Linear AM Modulator.


FIGURE 10. Frequency Doubler.


The basic multiplier connection performs balanced modulation. Carrier rejection can be improved by trimming the offset voltage of the modulation input. Better carrier rejection above 2 MHz is typically achieved by interchanging the \(X\) and \(Y\) inputs (carrier applied to the \(X\) input).


CARRIER: \(\mathrm{f}_{\mathrm{c}}=2 \mathrm{MHz}\), AMPLITUDE \(=1\) Vrms SIGNAL: \(\mathrm{i}_{\mathrm{s}}=120 \mathrm{kHz}\), AMPLITUDE \(=10 \mathrm{~V}\) peak

FIGURE 11. Balanced Modulator.


\section*{Precision VOLTAGE REFERENCE}

\section*{FEATURES}
- +10.00V OUTPUT
- HIGH ACCURACY, \(\pm 0.005 \mathrm{~V}\) untrimmed
- VERY-LOW DRIFT, Ippm/ \({ }^{\circ} \mathrm{C}\) max
- EXCELLENT STABILITY, 10ppm/1000hrs typ
- LOW NOISE, \(6 \mu \mathrm{~V}, \mathrm{p}-\mathrm{p}\) typ. \(\mathbf{0 . 1} \mathrm{Hz}\) to 10 Hz
- WIDE SUPPLY RANGE, up to 35V

\section*{APPLICATIONS}
- Precision calibrated voltage standard
- transoucer excitation
- D/A AND A/D CONVERTER REFERENCE
- PRECISION CURRENT REFERENCE
- accurate comparator threshold reference
- DIGITAL VOLTMETERS
- TEST EQUIPMENT


\section*{DESCRIPTION}

The REF10 is a precision voltage reference which provides a +10.00 V output. The drift is laser-trimmed to \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max\) (KM grade) over the full specification range. This is in contrast to some references which guarantee drift over a limited portion of their specification temperature range. The REF10 achieves its precision without a heater. This results in low quiescent current, fast warm-up, excellent stability, and low noise.

The output can be adjusted with minimal effect on drift or stability. Single supply operation over 13.5 V to 35 V supply range and excellent overall specifications make the REF10 an ideal choice for the most demanding applications such as precision system standards, \(D / A\) and \(A / D\) references, transducer excitation etc.

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

At \(T_{A}=+25^{\circ} \mathrm{C}\) and +15 VDC power supply unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITION} & \multicolumn{3}{|l|}{REF10JM/KM/RM/SM} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & \\
\hline ```
OUTPUT VOLTAGE
Initial
Trim Range \({ }^{(1)}\)
    vs Temperature \({ }^{(2)}\). KM
            JM
            SM
            RM
    vs Supply (line regulation)
    vs Output Current
        (load regulation)
    vs Time \({ }^{(3)}\)
``` & \[
\begin{gathered}
T_{A}=+25^{\circ} \mathrm{C} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
V_{C C}=13.5 \text { to } 35 \mathrm{~V} \\
\mathrm{I}_{\mathrm{L}}=0 \text { to } \pm 10 \mathrm{~mA} \\
T_{A}=+25^{\circ} \mathrm{C}
\end{gathered}
\] & \[
\begin{gathered}
9.995 \\
-0.100
\end{gathered}
\] & \[
\begin{gathered}
10.000 \\
\\
0.001 \\
0.001 \\
10
\end{gathered}
\] & \[
\begin{gathered}
10.005 \\
+0.250 \\
1 \\
3 \\
3 \\
6 \\
0.002 \\
\\
0.002 \\
\pm 50
\end{gathered}
\] & \(V\)
\(V\)
\(p p m /{ }^{\circ} \mathrm{C}\)
\(p p m /{ }^{\circ} \mathrm{C}\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\(\% / \mathrm{V}\)
\(\% / \mathrm{mA}\)
ppm \(/ 1000 \mathrm{hrs}\) \\
\hline NOISE & 0.1 Hz to 10 Hz & & 6 & 25 & \(\mu \vee \mathrm{p}-\mathrm{p}\) \\
\hline OUTPUT CURRENT & Source or Sink & \(\pm 10\) & & & mA \\
\hline INPUT VOLTAGE RANGE & & 13.5 & & 35 & \(V\) \\
\hline QUIESCENT CURRENT & lout \(=0\) & & 4.5 & 6 & mA \\
\hline WARM-UP TINE & To 0.1\% & & 10 & & \(\mu \mathrm{s}\) \\
\hline TEMPERATURE RANGE & & & & & \\
\hline Specification JM, KM & & 0 & & +70 & \({ }^{\circ} \mathrm{C}\) \\
\hline RM, SM & & -55 & & +125 & \({ }^{\circ} \mathrm{C}\) \\
\hline Operating JM, KM & & -25 & & +85 & \({ }^{\circ} \mathrm{C}\) \\
\hline RM, SM & & -55 & & +125 & \({ }^{\circ} \mathrm{C}\) \\
\hline Storage & & -65 & & +125 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTES (1) Trimming the offset voltage will affect the drift slightly. See Installation and Operating Instructions for details (2) The "box method" is used to specify output voltage drift vs temperature. See the Discussion of Performance section. (3) Sample tested with power applied continuously.

MECHANICAL


NOTE:
Leads in true position within 0.010" ( 0.25 mm ) R at MMC at seating plane Pin numbers shown for reference only. Numbers not marked on package

Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).
\begin{tabular}{|l|c|c|c|c|}
\hline \multirow{2}{*}{ DIM } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX \\
\hline A & 335 & 370 & 851 & 940 \\
\hline B & 305 & 335 & 775 & 851 \\
\hline C & 165 & 185 & 419 & 470 \\
\hline D & 016 & .021 & 041 & 053 \\
\hline E & 010 & 040 & 025 & 102 \\
\hline F & 010 & 040 & 025 & 102 \\
\hline G & 200 BASIC & 508 BASIC \\
\hline H & .028 & 034 & 071 & 086 \\
\hline J & 029 & 045 & 074 & 114 \\
\hline K & .500 & -- & 127 & -- \\
\hline L & 110 & 160 & 279 & 406 \\
\hline M & \(45^{\circ}\) BASIC & \(45^{\circ}\) BASIC \\
\hline N & 095 & 105 & 241 & 267 \\
\hline WEIGHT: 1 gram & \multicolumn{3}{|l}{} \\
\hline
\end{tabular}

PIN CONFIGURATION

*Pin 3 is an unbuffered 6.3 V output. Any load will affect the output voltage and drift. A load of \(1 \mu \mathrm{~A}\) on pin 3 will typically change the output voltage by \(50 \mu \mathrm{~V}\) and the drift by \(0.1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).

\section*{TYPICAL PERFORMANCE CURVES}


\section*{THEORY OF OPERATION}

The following discussion refers to the diagram on the first page.
In operation, approximately 6.3 V is applied to the noninverting input of op amp \(\mathrm{A}_{1}\) by zener diode \(\mathrm{DZ}_{1}\). This voltage is amplified by \(A_{1}\) to produce the 10.00 V output. The gain is determined by \(R_{1}\) and \(R_{2}: G=\left(R_{1}+\right.\) \(R_{2}\) )/ \(R_{1} . R_{1}\) and \(R_{2}\) are actively laser-trimmed to produce an exact 10.00 V output. The zener operating current is derived from the regulated output voltage through \(\mathrm{R}_{3}\). This feedback arrangement provides closely regulated zener current. \(\mathrm{R}_{3}\) is actively laser-trimmed to set the zener current to a level which results in low drift at the output of \(A_{1} . R_{4}\) allows user-trimming of the output voltage by providing for a small external adjustment of amplifier gain. Since the TCR of \(\mathrm{R}_{4}\) closely matches the TCR of the gain setting resistors, the voltage trim has minimal effect on the drift of the reference.

\section*{DISCUSSION OF PERFORMANCE}

The REF10 is designed for applications requiring a precision voltage reference where both the initial value at room temperature and the drift over temperature are of importance to the user. Two basic methods of specifying voltage reference drift versus temperature are in common usage in the industry-the "butterfly method" and the "box method." The REF10 is specified with the more commonly used box method. The "box" is formed by the high and low specification temperatures and a diagonal, the slope of which is equal to the maximum specified drift.
For the REF10 each J and K unit is tested at temperatures of \(0^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+50^{\circ} \mathrm{C}\), and \(+70^{\circ} \mathrm{C}\) and each R and S unit is tested at \(-55^{\circ} \mathrm{C},-25^{\circ} \mathrm{C}, 0^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}\), \(+50^{\circ} \mathrm{C},+75^{\circ} \mathrm{C},+100^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\). The minimum and maximum test voltages must meet this condition:
\(\left[\frac{\left(\mathrm{V}_{\text {out max }}-\mathrm{V}_{\text {out min }}\right) / 10 \mathrm{~V}}{\mathrm{~T}_{\text {high }}-\mathrm{T}_{\text {low }}}\right] \times 10^{6} \leq\) drift specification
This assures the user that the variations of output voltage that occur as the temperature changes within the specification range \(T_{\text {low }}\) to \(T_{\text {high }}\) will be contained within a box whose diagonal has a slope equal to the maximum specified drift. Since the shape of the actual drift curve is not known, the vertical position of the box is not exactly known either. It is, however, bounded by \(\mathrm{V}_{\text {Upper Bound }}\) and \(\mathrm{V}_{\text {Lower Bound }}\) (see Figure 1).
Figure 1 uses the REF10KM as an example. It has a drift specification of \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) maximum and a specification temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). The "box" height ( \(\mathrm{V}_{1}\) to \(\mathrm{V}_{2}\) ) is \(700 \mu \mathrm{~V}\) and upper bound and lower bound voltages are a maximum of \(700 \mu \mathrm{~V}\) away from the voltage at \(+25^{\circ} \mathrm{C}\).


FIGURE 1. REF10KM Output Voltage Drift.

\section*{INSTALLATION AND OPERATING INSTRUCTIONS}

\section*{BASIC CIRCUIT CONNECTION}

Figure 2 shows the proper connection of the REF10. To achieve the specified performance, pay careful attention to layout. A low resistance star configuration will reduce voltage errors, noise pickup, and noise coupled from the power supply. Commons should be connected as indicated being sure to minimize interconnection resistances.

\section*{OPTIONAL OUTPUT VOLTAGE ADJUSTMENT}

Optional output voltage adjustment circuits are shown in Figure 3 and 4. Trimming the output voltage will change the voltage drift by approximately \(0.01 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\)


FIGURE 2. REF10 Installation.
per mV of trimmed voltage. In the circuit in Figure 3 any mismatch in TCR between the two sections of the potentiometer will also affect drift but the effect of the \(\triangle T C R\) is reduced by a factor of 40 by the internal resistor divider. A high quality potentiometer, with good mechanical stability, such as a cermet, should be used. The circuit in Figure 3 has a range of approximately +250 mV to -100 mV . The circuit in Figure 4 has less range but provides higher resolution. The mismatch in TCR between \(\mathrm{Rs}_{\mathrm{s}}\) and the internal resistors can introduce some slight drift. This effect is minimized if \(R_{s}\) is kept significantly larger than the \(156 \mathrm{k} \Omega\) internal resistor. A TCR of \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) is normally sufficient.


FIGURE 3. REF10 Optional Output Voltage Adjust.


FIGURE 4. REF10 Optional Output Voltage Fine Adjust.


FIGURE 5. Precision Reference with Filtering.

\section*{APPLICATION INFORMATION}

High accuracy, extremely-low drift, and small size make the REF10 ideal for demanding instrumentation and system voltage reference applications. Since no heater is required, low power supply current designs are readily achievable. Also the REF10 has lower output noise and much faster warm-up times than heated references, permitting high precision without extra power or additional supplies. It should be considered that operating any integrated circuit at an elevated temperature will reduce its MTTF.

A variety of application circuits are shown in Figures 5 through 11.


FIGURE 6. \(\pm 10 \mathrm{~V}\) Reference.


FIGURE 7. Positive Precision Current Source.


FIGURE 8. Stacked References.


FIGURE 9. \(\pm 5 \mathrm{~V}\) Reference.


FIGURE 10. +5 V and +10 V Reference.


At 10.0 V , the \(600 \Omega\) bridge requires 16.7 mA . An \(820 \Omega\) resistor connected directly from the bridge to the positive supply provides the bulk of the bridge current. The REF1O need only supply an error current to keep the bridge at 10.0V. Since the REF1O can sink or source up to 10 mA , the circult shown can tolerate supply variations of up to \(24 \mathrm{~V}, \pm 8 \mathrm{~V}\), or bridge resistance drift from \(400 \Omega\) to \(1400 \Omega\).

FIGURE 11. +10V Reference with Output Current Boost Using a Resistor to Drive a \(600 \Omega\) Bridge.

\section*{Precision \\ VOLTAGE REFERENCE}

\section*{FEATURES}
- +10.00V OUTPUT
- HIGH ACCURACY, \(\pm 0.005 \mathrm{~V}\)
- VERY LOW DRIFT, 1ppm/º \({ }^{\circ}\) max
- EXCELLENT STABILITY, 50ppm/1000hrs.
- LOW NOISE, \(6 \mu \mathrm{~V}, \mathrm{p}-\mathrm{p}\) typ, 0.1 Hz to 10 Hz
- WIDE SUPPLY RANGE, up to 35V
- LOW QUIESCENT CURRENT, 6mA max
- USEFUL MATCHED RESISTOR PAIR INCLUDED

\section*{APPLICATIONS}
- PRECISION CALIBRATED VOLTAGE STANDARD
- TRANSDUCER EXCITATION
- d/A AND A/D CONVERTER REFERENCE
- PRECISION CURRENT REFERENCE
- ACCURATE COMPARATOR THRESHOLD REFERENCE
- DIGITAL VOLTMETERS
- TEST EQUIPMENT

\section*{DESCRIPTION}

The REF 101 is a precision voltage reference which provides a +10.00 V output. The drift is laser-trimmed to \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C} \max\) (KM grade) over the full specification range. This is in contrast to some references which guarantee drift over a limited portion of their specification temperature range. The REF101 achieves its precision without a heater. This results in low quiescent current ( 4.5 mA typ), fast warm-up ( 1 msec to \(0.1 \%\) ), excellent stability ( \(50 \mathrm{ppm} / 1000 \mathrm{hrs}\) typ), and low noise ( \(25 \mu \mathrm{~V}\), p-p max, 0.1 Hz to 10 Hz ). The output can be adjusted with minimal effect on drift or stability. Additionally, the REF 101 contains a matched pair of user-accessible precision \(20 \mathrm{k} \Omega\) resistors which are useful in a variety of applications. Single supply operation over 13.5 V to 35 V supply range and excellent overall specifications make the REF101 an ideal choice for the most demanding applications such as precision system standards, \(D / A\) and \(A / D\) references, transducer excitation etc.


ELECTRICAL
At \(T_{A}=+25^{\circ} \mathrm{C}\) and +15 VDC power supply unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITION} & \multicolumn{3}{|l|}{REF101JM/KM/RM/SM} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & \\
\hline ```
OUTPUT VOLTAGE
Initial
Trim Range(1)
vs Temperature(2)
    KM
    JM
    SM
    RM
vs Supply (line regulation)
vs Output Current
    (load regulation)
vs Time
``` & \[
\begin{gathered}
T_{A}=+25^{\circ} \mathrm{C} \\
\\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
\mathrm{VCC}=135 \text { to } 35 \mathrm{~V} \\
\mathrm{~L}=0 \text { to } \pm 10 \mathrm{~mA} \\
T_{A}=+25^{\circ} \mathrm{C}
\end{gathered}
\] & \[
\begin{gathered}
9995 \\
-0.100
\end{gathered}
\] & \[
\begin{gathered}
10000 \\
0001 \\
0001 \\
50
\end{gathered}
\] & \[
\begin{gathered}
10.005 \\
+0250 \\
1 \\
2 \\
3 \\
6 \\
0002 \\
\\
0.002
\end{gathered}
\] & \[
\begin{gathered}
V \\
V \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\% / \mathrm{V} \\
\\
\% / \mathrm{mA} \\
\mathrm{ppm} / 1000 \mathrm{hrs} \\
\hline
\end{gathered}
\] \\
\hline NOISE & 0.1 Hz to 10 Hz & & 6 & 25 & \(\mu \mathrm{V}\) p-p \\
\hline OUTPUT CURRENT & Source or Sink & \(\pm 10\) & & & mA \\
\hline INPUT VOLTAGE RANGE & & 13.5 & & 35 & V \\
\hline QUIESCENT CURRENT & lout \(=0\) & & 4.5 & 6 & mA \\
\hline WARM-UP TIME & To \(01 \%\) & & 10 & & \(\mu \mathrm{sec}\) \\
\hline \begin{tabular}{l}
UNCOMMITTED RESISTORS \\
Resistance \\
Match \\
TCR \\
TCR Tracking
\end{tabular} & & & \[
\begin{gathered}
20 \\
\pm 0.01 \\
50 \\
2 \\
\hline
\end{gathered}
\] & \(\pm 0.05\) & \[
\begin{gathered}
\mathrm{k} \Omega \\
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
JM, KM \\
RM, SM \\
Operating \\
JM, KM \\
RM, SM \\
Storage
\end{tabular} & & \[
\begin{gathered}
0 \\
-55 \\
\\
-25 \\
-55 \\
-65 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
+70 \\
+125 \\
\\
+85 \\
+125 \\
+125 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTES.
1. Trimming the offset voltage will affect the drift slightly. See Installation and Operating Instructions for details.
2. The "box method" is used to specify output voltage drift vs temperature. See the Discussion of Performance section.

\section*{MECHANICAL}


Leads in true position within \(0.010^{\prime \prime}\) \((0.25 \mathrm{~mm}) \mathrm{R}\) at MMC at seating plane
Pin numbers shown for reference only Numbers not marked on package.

Pin material and plating composition conform to Method 2003 (solderability of MIL-STD-883 (except paragraph 3.2
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{DIM} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} \\
\hline & MIN & MAX & MIN & MAX \\
\hline A & 335 & 370 & 851 & 940 \\
\hline 8 & 305 & 335 & 775 & 851 \\
\hline c & 165 & 185 & 419 & 470 \\
\hline 0 & 016 & 021 & 041 & 053 \\
\hline E & 010 & 040 & 025 & 102 \\
\hline F & 010 & 040 & 025 & 102 \\
\hline G & \multicolumn{2}{|l|}{200 BASIC} & \multicolumn{2}{|l|}{508 BASIC} \\
\hline H & 028 & 034 & 071 & 086 \\
\hline J & 029 & 045 & 074 & 114 \\
\hline K & 500 & - & 127 & \\
\hline \(L\) & 110 & 160 & 279 & 406 \\
\hline M & \multicolumn{2}{|l|}{\(45^{\circ}\) BASIC} & \multicolumn{2}{|l|}{\(45^{\circ}\) BASIC} \\
\hline N & 095 & 105 & 241 & 267 \\
\hline
\end{tabular}

WEIGHT: 1 gram
ORDER: REF101JM, REF101KM REF101RM, REF101SM

\section*{ORDERING INFORMATION}

Basic Model Number
Performance Grade Code
J, K \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
R, S \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Package Code
TO-99

\section*{ABSOLUTE MAXIMUM RATINGS}
\[
\begin{aligned}
& \text { Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 40 \mathrm{~V} \\
& \text { Power Dissipation at }+25^{\circ} \mathrm{C} \text {. . . . . . . . . . . . . . . 200mW } \\
& \text { Operating Temperature Range } \\
& \text { REF101JM/KM ................... . . }-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& \text { REF101RM/SM . . . . . . . . . . . . . . . . }-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& \text { Storage Temperature Range . . . . }-65^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& \text { Lead Temperature (soldering, } 10 \mathrm{sec} \text { ). .... }+300^{\circ} \mathrm{C} \\
& \text { Short-Circuit Protection at }+25^{\circ} \mathrm{C} \\
& \text { To Common or +15VDC }
\end{aligned}
\]

\section*{PIN CONFIGURATION}



NOISE TEST CIRCUIT


OPTIONAL OUTPUT VOLTAGE FIME ADJUSTMENT CIRCUIT.

\section*{TYPICAL PERFORMANCE CURVES}


LOAD REGULATION VS TEMPERATURE



RESPONSE TO THERMAL SHOCK


QUIESCENT CURRENT VS TEMPERATURE


TYPICAL. BANDGAP REFERENCE NOISE




OUTPUT VOLTAGE ADJUSTMENT vs Rs


\section*{THEORY OF OPERATION}

The following discussion refers to the diagram on the first page.
In operation, approximately 6.3 V is applied to the noninverting input of op amp \(\mathrm{A}_{1}\) by zener diode \(\mathrm{DZ}_{1}\). This voltage is amplified by \(A_{1}\) to produce the 10.00 V output. The gain is determined by \(R_{1}\) and \(R_{2}: G=\left(R_{1}+\right.\) \(\mathbf{R}_{2}\) )/ \(\mathbf{R}_{1} . \mathbf{R}_{1}\) and \(\mathbf{R}_{2}\) are actively laser-trimmed to produce an exact 10.00 V output. The zener operating current is derived from the regulated output voltage through \(\mathrm{R}_{3}\). This feedback arrangement provides closely regulated zener current. \(R_{3}\) is actively laser-trimmed to set the zener current to a level which results in low drift at the output of \(\mathbf{A}_{1}\). The adjustment of output voltage and zener current is interactive and several iterations may be used to achieve the desired results. \(\mathrm{R}_{4}\) allows user-trimming of the output voltage by providing for a small external adjustment of amplifier gain. Since the TCR of \(\mathrm{R}_{4}\) closely matches the TCR of the gain setting resistors, the voltage trim has minimal effect on the drift of the reference.

\section*{DISCUSSION OF PERFORMANCE}

The REF101 is designed for applications requiring a precision voltage reference where both the initial value at room temperature and the drift over temperature are of importance to the user. Two basic methods of specifying voltage reference drift versus temperature are in common usage in the industry - the "butterfly method" and the "box method". Neither of these methods is entirely satisfactory in cases where the drift versus temperature is relatively nonlinear as is the case with most voltage references. The REF101 is specified with the more commonly used box method. The "box" is formed by the high and low specification temperatures and a diagonal, the slope of which is equal to the maximum specified drift.
For the REF101 each J and \(\mathbf{K}\) unit is tested at temperatures of \(0^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+50^{\circ} \mathrm{C}\), and \(+70^{\circ} \mathrm{C}\) and each R and S unit is tested at \(-55^{\circ} \mathrm{C},-25^{\circ} \mathrm{C}, 0^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+50^{\circ} \mathrm{C}\), \(+75^{\circ} \mathrm{C},+100^{\circ} \mathrm{C}\) and \(+125^{\circ} \mathrm{C}\). The minimum and maximum test voltages must meet this condition.
\(\left[\frac{\left(V_{\text {OUT }} \text { max }-\mathrm{V}_{\text {OUT min }}\right) / 10 \mathrm{~V}}{\mathrm{~T}_{\text {high }}-\mathrm{T}_{\text {low }}}\right] \times 10^{6} \leqslant\) drift specification
This assures the user that the variations of output voltage that occur as the temperature changes within the specification range \(T_{\text {low }}\) to \(T_{\text {high }}\) will be contained within a box whose diagonal has a slope equal to the maximum specified drift. Since the shape of the actual drift curve is not known, the vertical position of the box is not exactly known either. It is, however, bounded by \(V_{\text {Upper Bound }}\) and \(\mathrm{V}_{\text {Lower Bound }}\) (see Figure 1).
Figure 1 uses the REF101KM as an example. It has a drift specification of \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) maximum and a spec-
ification temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). The "box" height ( \(\mathrm{V}_{1}\) to \(\mathrm{V}_{2}\) ) is \(700 \mu \mathrm{~V}\) and upper bound and lower bound voltages are a maximum of \(700 \mu \mathrm{~V}\) away from the voltage at \(+25^{\circ} \mathrm{C}\).


FIGURE 1. REF101KM Output Voltage Drift.

\section*{INSTALLATION AND OPERATING INSTRUCTIONS}

\section*{BASIC CIRCUIT CONNECTION}

Figure 2 shows the proper connection of the REF101. To achieve the specified performance, pay careful attention to layout. A low resistance star configuration will reduce voltage errors, noise pickup, and noise coupled from the power supply. Commons should be connected as indicated being sure to minimize interconnection resistances.


FIGURE 2. REF101 Basic Circuit Connection.

\section*{OPTIONAL OUTPUT VOLTAGE ADJUSTMENT}

Optional output voltage adjustment circuits are shown in Figures 3 and 4 . Trimming the output voltage will change the voltage drift by approximately \(0.01 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) per mV of trimmed voltage. In the circuit in Figure 3 any mismatch in TCR between the two sections of the potentiometer will also affect drift but the effect of the \(\triangle T C R\) is reduced by a factor of 40 by the internal resistor divider. A high quality potentiometer, with good mechanical stability, such as a cermet, should be used. The circuit in Figure 3 has a range of approximately +250 mV to -100 mV . The circuit in Figure 4 has less range but provides higher resolution. The mismatch in TCR between \(R_{s}\) and the internal resistors can introduce some slight drift. This effect is minimized if \(R_{s}\) is kept significantly larger than the \(165 \mathrm{k} \Omega\) internal resistor. A TCR of \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) is normally sufficient.


FIGURE 3. REF101 Optional Output Voltage Adjust.


FIGURE 4. REF101 Optional Output Voltage Fine Adjust.

\section*{APPLICATION INFORMATION}

High accuracy, extremely-low drift, and small size make the REF101 ideal for demanding instrumentation and system voltage reference applications. Since no heater is required, low power supply current designs are readily achievable. Also the REF101 has lower output noise and much faster warm-up times ( 1 msec to \(0.1 \%\) ) than heated references, permitting high precision without extra power from additional supplies. It should be considered that operating any integrated circuit at an elevated temperature will reduce its MTTF.
A variety of application circuits are shown in Figures 5 through 19.


FIGURE 5. Precision Reference with Filtering.


FIGURE 6. \(\pm 10\) V Reference.


FIGURE 7. +10 V and +5 V Reference.


FIGURE 8. Stacked References.


FIGURE 9. Digitally-Controlled Bipolar Precision Reference.


FIGURE 10. +10 V Reference with Boosted Output Current to 100 mA .


FIGURE 11. +10V Reference with Input Voltage Boost for 48 V Operation.


FIGURE 12. Positive Precision 1 mA Current Source.


FIGURE 13.4 mA to 20 mA Precision Current Transmitter.


ANALOG CIRCUIT FUNCTIONS

FIGURE 14. Precision Voltage Calibrator.


At 10.0 V , the \(600 \Omega\) bridge requires 16.7 mA . An \(820 \Omega\) resistor connected directly from the bridge to the positive supply provides the bulk of the bridge current. The REF101 need only supply an error current to keep the bridge at 10.0 V . Since the REF101 can sink or source up to 10 mA , the circult shown can tolerate supply varlations of up to \(\mathbf{2 4 V}, \pm 8 \mathrm{~V}\), or bridge resistance drift from \(400 \Omega\) to \(1400 \Omega\).

FIGURE 15. +10 V Reference with Output Current Boost Using a Resistor to Drive a \(600 \Omega\) Bridge.


FIGURE 16. Linear Bridge Circuit Using Internal Precision Resistors of the REF101 as the Bridge Completion Network.


FIGURE 17. \(\pm 5 \mathrm{~V}\) Reference.


FIGURE 18. +10 V and +20 V Reference.


FIGURE 19. Bipolar Input Voltage to Frequency Converter.


\section*{DUAL CURRENT SOURCE}

\section*{FEATURES}
- COMPLETELY FLOATING: No Common Connection
- HIGH ACCURACY: \(100 \mu \mathrm{~A} \pm 0.5 \%\)
- LOW TEMPERATURE COEFFICIENT: \(\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
- WIDE VOLTAGE COMPLIANCE: 2.5V TO 40V
- ALSO INCLUDES CURRENT MIRROR

\section*{DESCRIPTION}

The REF200 combines three circuit building-blocks on a single monolithic chip-two \(100 \mu \mathrm{~A}\) current sources and a current mirror. The sections are dielectrically isolated, making them completely independent. The performance of each section is individually measured and laser-trimmed to achieve high accuracy with low cost. The sections can be pin-strapped for currents of \(50 \mu \mathrm{~A}\), \(100 \mu \mathrm{~A}, 200 \mu \mathrm{~A}, 300 \mu \mathrm{~A}\) or \(400 \mu \mathrm{~A}\). External circuitry can be used to obtain virtually any current. These and many other circuit techniques are shown in the Applications section of this Data Sheet.
The REF200 is available in plastic 8-pin mini-DIP, TO99, and SOIC packages. Die are also available.

\section*{APPLICATIONS}
- SENSOR EXCITATION
- BIASING CIRCUITRY
- OFFSETTING CURRENT LOOPS
- LOW VOLTAGE REFERENCES
- CHARGE-PUMP CIRCUITRY
- HYBRID MICROCIRCUITS

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}
\(T_{A}=25^{\circ} \mathrm{C}, V_{\mathrm{s}}=15 \mathrm{~V}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline & & \multicolumn{3}{|c|}{REF200AM, AP, AU} & \\
\hline PARAMETER & CONDITION & MIN & TYP & MAX & UNITS \\
\hline \begin{tabular}{l}
CURRENT SOURCES \\
Current Accuracy \\
Current Match \\
Temperature Drift \\
Output Impedance \\
Noise \\
Voltage Compliance (1\%) \\
Capacitance
\end{tabular} & \[
\begin{gathered}
\text { Specified Temp Range } \\
2.5 \mathrm{~V} \text { to } 40 \mathrm{~V} \\
3.5 \mathrm{~V} \text { to } 30 \mathrm{~V} \\
\mathrm{BW}=0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\
f=10 \mathrm{kHz} \\
\mathrm{~T}_{\text {MN }} \text { to } \mathrm{T}_{\text {Max }}
\end{gathered}
\] & \[
\begin{gathered}
20 \\
200
\end{gathered}
\] & \(\pm 0.1\)
\(\pm 0.05\)
25
100
500
1
20
See Curves
10 & \[
\begin{aligned}
& \pm 0.5 \\
& \pm 0.5
\end{aligned}
\] & \begin{tabular}{l}
\% \\
\% \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\(\mathrm{M} \Omega\) \\
\(M \Omega\) \\
nA p-p \\
\(\mathrm{pA} / \sqrt{\mathrm{F}} \mathbf{z}\) \\
pF
\end{tabular} \\
\hline \begin{tabular}{l}
CURRENT MIRROR \\
Gain \\
Temperature Drift Impedance (output) \\
Nonlinearity Input Voltage \\
Output Compliance Voltage \\
Frequency Response ( -3 dB )
\end{tabular} & \begin{tabular}{l}
\(I=100 \mu \mathrm{~A}\) unless otherwise noted. \\
2 V to 40 V \(I=0 \mu A\) to \(250 \mu A\) \\
Transfer
\end{tabular} & \[
\begin{gathered}
0.995 \\
40
\end{gathered}
\] & 1
25
100
0.05
1.4
See Curves
5 & 1.005 & \[
\begin{aligned}
& \mathrm{ppm}{ }^{\circ} \mathrm{C} \\
& \mathrm{M} \Omega \\
& \% \\
& \mathrm{~V} \\
& \\
& \mathrm{MHz}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
\(A P, A U, A M\) \\
Operating \\
\(A P, A U\) \\
AM \\
Storage \\
\(A P, A U\), \\
AM
\end{tabular} & & \[
\begin{aligned}
& -25 \\
& -40 \\
& -55 \\
& -40 \\
& -60
\end{aligned}
\] & & \[
\begin{gathered}
+85 \\
+85 \\
+125 \\
+ \\
+125 \\
+150
\end{gathered}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
\begin{tabular}{|c|}
\hline AP AND AU \\
SPECIFICATIONS \\
ARE PRELIMINARY \\
AND SUBJECT TO \\
CHANGE \\
\hline
\end{tabular}

\section*{ORDERING INFORMATION}
\begin{tabular}{|c|c|c|}
\hline Model (1) & Package & Temperature Range \\
\hline REF200AM REF200AP REF200AU & \begin{tabular}{l}
TO-99 \\
Plastic DIP \\
Plastic SOIC
\end{tabular} & \[
\begin{aligned}
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \multicolumn{3}{|l|}{BURN-IN SCREENING OPTION See text for details.} \\
\hline Model (1) & Package & \[
\begin{gathered}
\text { Burn-In } \\
\text { Temp }(160 \mathrm{~h})^{(2)}
\end{gathered}
\] \\
\hline REF200AM-BI REF200AP-BI REF200AU-BI & \begin{tabular}{l}
TO-99 \\
Plastic DIP \\
Plastic SOIC
\end{tabular} & \[
\begin{aligned}
& +125^{\circ} \mathrm{C} \\
& +85^{\circ} \mathrm{C} \\
& +85^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTE: (1) Grade designation "A" may not be marked. Absence of grade designation indicates \(A\) grade. (2) Or equivalent combination of time and temperature. See text.

\section*{ABSOLUTE MAXIMUM RATINGS}


\section*{BURN-IN SCREENING}

Burn-in screening is available on the REF200. Burn-in duration is 160 hours at \(+85^{\circ} \mathrm{C}\left(+125^{\circ} \mathrm{C}\right.\) for M package), or at an equivalent combination of time and temperature according to the Arrhenius equation using leV activation energy.
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

PIN CONFIGURATION

Top View

MECHANICAL
M Package - Metal TO-99

\begin{tabular}{|c|c|c|c|c|}
\hline & \multicolumn{3}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\hline DIM & MIN & MAX & MIN & MAX \\
\hline A & .335 & .370 & 8.51 & 9.40 \\
\hline B & .305 & .335 & 7.75 & 8.51 \\
\hline C & .165 & .185 & 4.19 & 4.70 \\
\hline D & .016 & .021 & 0.41 & 0.53 \\
\hline E & .010 & .040 & 0.25 & 1.02 \\
\hline F & .010 & .040 & 0.25 & 1.02 \\
\hline G & .200 BASIC & \multicolumn{2}{|c|}{5.08 BASIC } \\
\hline H & .028 & .034 & 0.71 & 0.86 \\
\hline J & .029 & .045 & 0.74 & 1.14 \\
\hline K & .500 & - & 12.7 & - \\
\hline L & .110 & .160 & 2.79 & 4.06 \\
\hline M & \(45^{\circ}\) BASIC & \(45^{\circ}\) BASIC \\
\hline N & .095 & .105 & 2.41 & 2.67 \\
\hline
\end{tabular}

NOTE: Leads in true position within 0.01" ( 0.25 mm ) R at MMC at seating plane. Pin numbers shown for reference only.
Numbers may not be marked on package.

\section*{P Package - 8-Pin Plastic DIP}

\begin{tabular}{|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{|c|}{ MILLMETERS } \\
\hline DIM & MIN & MAX & MIN & MAX \\
\hline A & .355 & .400 & 9.03 & 10.16 \\
\hline\(A_{1}\) & .340 & .385 & 8.65 & 9.80 \\
\hline B & .230 & .290 & 5.85 & 7.38 \\
\hline\(B_{1}\) & .200 & .250 & 5.09 & 6.36 \\
\hline C & .120 & .200 & 3.05 & 5.09 \\
\hline D & .015 & .023 & 0.38 & 0.59 \\
\hline F & .030 & .070 & 0.76 & 1.78 \\
\hline G & .100 BASIC & \multicolumn{2}{|c|}{2.54 BASIC } \\
\hline H & .025 & .050 & 0.64 & 1.27 \\
\hline J & .008 & .015 & 0.20 & 0.38 \\
\hline K & .070 & .150 & 1.78 & 3.82 \\
\hline L & .300 BASIC & 7.63 BASIC \\
\hline M & \(0^{\circ}\) & \(15^{\circ}\) & \(00^{\circ}\) & \(15^{\circ}\) \\
\hline N & .010 & .030 & \multicolumn{1}{|c|}{0.25} & 0.76 \\
\hline P & .025 & .050 & 0.64 & 1.27 \\
\hline
\end{tabular}

NOTE: Leads in true position within 0.01" ( 0.25 mm ) R at MMC at seating plane. Pin numbers shown for reference only.
Numbers may not be marked on package.

\section*{MECHANICAL}


\section*{TYPICAL PERFORMANCE CURVES}
\(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}=+15 \mathrm{~V}\) unless otherwise noted.


CURRENT SOURCE OUTPUT CURRENT vs VOLTAGE


CURRENT SOURCE TEMPERATURE DRIFT DISTRIBUTION


CURRENT SOURCE OUTPUT CURRENT vs VOLTAGE


\section*{TYPICAL PERFORMANCE CURVES}
\(T_{A}=+25^{\circ} \mathrm{C}, V_{s}=+15 \mathrm{~V}\) unless otherwise noted．


\section*{APPLICATIONS INFORMATION}

The three circuit sections of the REF200 are electrically isolated from one another using a dielectrically isolated fabrication process. A substrate connection is provided (pin 6), which is isolated from all circuitry. Still, this pin should be connected to a defined circuit potential to assure that rated performance is achieved. The preferred connection is to the most positive constant potential in your system. In most analog systems this would be \(+\mathrm{V}_{\mathrm{s}}\).
Although sections of the REF200 may be left unconnected, they should preferably be connected to ground or the positive power supply. Connect one or all terminals of an unused section to an appropriate node.
Drift performance is specified by the "box method," as illustrated in the Current vs Temperature plot of the typical performance curves. The upper and lower current extremes measured over temperature define the top and bottom of the box. The sides are determined by the specified temperature range of the device. The drift of the unit is the slope of the diagonal-typically \(25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) from \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
If the current sources are subjected to reverse voltage, a protection diode may be required. A reverse voltage circuit model of the REF200 is shown in the Reverse Current vs Reverse Voltage Curve. If reverse voltage is limited to less than 6 V or reverse current is limited to less than \(350 \mu \mathrm{~A}\), no protection circuitry is required. A parallel diode (Figure 2a) will protect the device by limiting the reverse voltage across the current source to approximately 0.7 V . In some applications, a series diode may be preferable (Figure 2b) because it allows no reverse current. This will, however, reduce the compliance voltage range by one diode drop.
Applications for the REF200 are limitless. A collection of circuits is shown to illustrate some techniques.


FIGURE 1. Simplified Circuit Diagram.


FIGURE 3. 50 \(\mu \mathrm{A}\) Current Source.


FIGURE 4. \(200 \mu \mathrm{~A}, 300 \mu \mathrm{~A}\), and \(400 \mu \mathrm{~A}\) Floating Current Sources.


FIGURE 5. 50 \(\mu \mathrm{A}\) Current Sinks.


FIGURE 6. Improved Low-Voltage Compliance.


FIGURE 7. \(100 \mu \mathrm{~A}\) Current Source-80V Compliance.


NOTES:
(1) FET cascoded current sources offer improved output impedance and high frequency operation. Circuit in (b) also provides improved PSRR.
(2) For current sinks (Circuits a \& b only), invert circuits and use " N " channel J FETS.

FIGURE 8. FET Cascode Circuits.


FIGURE 9. Op Amp Offset Adjustment Circuits.

(a)

FEATURES:
(1) Adjustable to values above or below current reference value.

\section*{Examples:
\begin{tabular}{lll} 
NR & \multicolumn{1}{c}{ R } & \(\mathrm{I}_{\text {our }}\) \\
\hline \(100 \Omega\) & \(10 \mathrm{M} \Omega\) & \(1 \mathrm{nA} A^{*}\) \\
\(10 \mathrm{k} \Omega\) & \(1 \mathrm{~m} \Omega\) & \(1 \mu \mathrm{~A}\) \\
\(10 \mathrm{k} \Omega\) & \(1 \mathrm{k} \Omega\) & 1 mA \\
* Use OPA128 & Op Amp
\end{tabular}}

(b)

\section*{FEATURES:}
(1) Zero volts shunt compliance.
(2) Adjustable only to values above reference value.

\section*{NOTE:}

Current source/sink swing to the "Load Return" rail is limited only by the op amps input common mode range and output swing capability. Voltage drop across "R" can be tailored for any amplifier to allow swing to zero volts from rail.

Examples:
\begin{tabular}{lll}
\(R\) & \(N R\) & \(I_{\text {our }}\) \\
\hline \(1 \mathrm{k} \Omega\) & \(4 \mathrm{k} \Omega\) & \(500 \mu \mathrm{~A}\) \\
\(1 \mathrm{k} \Omega\) & \(9 \mathrm{k} \Omega\) & 1 mA \\
\(100 \mathrm{k} \Omega\) & \(9.9 \mathrm{k} \Omega\) & 10 mA
\end{tabular}
(c)

(e)

FIGURE 10. Adjustable Current Sources.


FIGURE 11. RTD Excitation With Three Wire Lead Resistance Compensation.


FIGURE 12. Precision Triangle Waveform Generator.


FIGURE 13. Precision Duty-Cycle Modulator.

\section*{UNIVERSAL ACTIVE FILTERS}

\section*{FEATURES}

\author{
- SAVES DESIGN TIME \\ User-tuneable frequency, Q-factor, gain \\ Calculate only three resistance values Design directly from this data sheet Completely characterized parameters \\ - IMPROVED PERFORMANCE \\ Wide frequency ranges \\ UAF11-0.001 Hz to 20kHz \\ UAF21-0.001 Hz to 200kHz \\ 1\% frequency accuracy \\ 0 range of 0.5 to 500 \\ Reliable hybrid construction NPO capacitors and thin-film resistors
}

\section*{APPLICATIONS}
- FILTER CONFIGURATIONS

Butterworth
Bessel
Chebyschev
- FILTER FUNCTIONS

Low pass
High pass
Bandpass
Band reject

\section*{DESCRIPTION}

The UAF1l's and UAF21's are low cost universal active filters. These versatile units can easily be tailored to any active filter application using the extensive information provided in this data sheet. UAF's are excellent choices for use in communications equipment, test equipment (engine analyzers, aircraft and automotive test, medical test, etc.), servo systems, process control equipment, sonar and many others.
The UAF1I's and UAF2l's are complete two-pole active filters with the addition of four external resistors that provide the user easy control of the

Q-factor, resonant frequency and gain. Any complex filter response can be obtained by cascading these units. Three separate outputs provide low-pass, highpass, and bandpass transfer functions. A band-reject (notch) transfer function may be realized simply by summing the high-pass and low-pass outputs.
Since these UAF's are so versatile and flexible, they can be stocked by the user in quantity for use as building blocks whenever the requirement arises. This means instant availability and the UAF purchases may be made in volume to take advantage of quantity price discounts.


International Airport Industrial Park - P.0. Box 11400-Tucson, Arizona 85734-Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

Typical at \(+25^{\circ} \mathrm{C}\) and with rated supply unless otherwise noted.
\begin{tabular}{|c|c|c|c|}
\hline MODEL & UAF11 & UAF21 \({ }^{(1)}\) & UNITS \\
\hline \multicolumn{4}{|l|}{INPUT} \\
\hline Input Bias Current & & & \\
\hline Input Voltage Range & \(\pm 10\) & \(\pm 10\) & V \\
\hline Input Resistance & 100k & 100k & \(\Omega\) \\
\hline \multicolumn{4}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline ```
Frequency Range ( \(f_{0}\) )
\(f_{0}\) Accuracy(2)
\(f_{0}\) Stability(3) (over temp range)
Q Range(4)
Q Stability(5)
    at \(f_{0} Q \leqslant 104\)
    at \(f_{0} Q \leqslant 105\)
Gaın Range
``` & \[
\begin{gathered}
0001 \text { to } 20 \mathrm{k} \\
\pm 1 \\
\pm 0.005 \\
05 \text { to } 500 \\
\pm 0025 \\
\pm 01 \\
01 \text { to } 50 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
0001 \text { to } 200 \mathrm{k} \\
\pm 1 \\
\pm 0.005 \\
05 \text { to } 500 \\
\pm 001 \\
\pm 0025 \\
01 \text { to } 50
\end{gathered}
\] & \begin{tabular}{l}
Hz
\(\%\)
\(\% /{ }^{\circ} \mathrm{C}\)
\(\qquad\) \\
\(\% /{ }^{\circ} \mathrm{C}\) \\
\(\% /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \multicolumn{4}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
Slew Rate \\
Peak-to-Peak Output Swing(6)
\[
\begin{aligned}
& f_{0} \leqslant 10 \mathrm{kHz} \\
& f_{0} \leqslant 20 \mathrm{kHz} \\
& \mathrm{f}_{0} \leqslant 100 \mathrm{kHz}
\end{aligned}
\] \\
Output Offset \\
(at Iow-pass output with unity gain) \\
Output Impedance \\
Noise(7) \\
Output Current(8)
\end{tabular} & \[
\begin{gathered}
06 \\
\\
20 \\
10 \\
2 \\
\\
\pm 10 \\
2 \\
200 \\
10
\end{gathered}
\] & \[
\begin{gathered}
60 \\
20 \\
20 \\
20 \\
\\
\pm 10 \\
10 \\
200 \\
10
\end{gathered}
\] & \begin{tabular}{l}
\(\mathrm{V} / \mu \mathrm{sec}\) \\
V
V
\(V\) \\
mV \\
\(\Omega\) \\
\(\mu \mathrm{V}\), rms \\
mA
\end{tabular} \\
\hline \multicolumn{4}{|l|}{POWER SUPPLIES} \\
\hline \begin{tabular}{l}
Rated Power Supplies \\
Power Supply Range(9) \\
Supply Current at \(\pm 15 \mathrm{~V}\) (Quiescent)
\end{tabular} & \[
\begin{gathered}
\pm 15 \\
\pm 5 \text { to } \pm 18 \\
\pm 12, \max
\end{gathered}
\] & \[
\begin{gathered}
\pm 15 \\
\pm 5 \text { to } \pm 18 \\
\pm 12, \max
\end{gathered}
\] & \[
\begin{gathered}
V \\
V \\
m A
\end{gathered}
\] \\
\hline \multicolumn{4}{|l|}{TEMPERATURE RANGE} \\
\hline Specification: Epoxy Storage. Epoxy & \[
\begin{aligned}
& -25 \text { to }+85 \\
& -40 \text { to }+85
\end{aligned}
\] & \[
\begin{aligned}
& -25 \text { to }+85 \\
& -40 \text { to }+85
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{MECHANICAL}


Pin 1 High-Pass Output
Pin 2 Optional Pin
Pin 3. Bandpass Output
Pin 4 Q Adjust Point
Pin 5 Common
Pin 6 +Supply
Pin 7 Low-Pass Output

Pin 8 Frequency Adjust
Pin 9 -Supply
Pin 10 Frequency Adjus
Pin 11 Optional Pin
Pin 12 Input 1
Pin 13 Input 2
Pin 14 Input 3

\section*{TYPICAL PERFORMANCE CURVES}



\section*{APPLICATIONS INFORMATION}

\section*{TRANSFER FUNCTION}

The UAF21 uses the state variable technique to produce a basic second order transfer function. The equation describing the three outputs available are:
\[
\begin{aligned}
& \mathrm{T}(\text { Low-Pass })=\frac{\mathrm{A}_{\mathrm{LP}} \omega_{\mathrm{o}}{ }^{2}}{\mathrm{~s}^{2}+\left(\omega_{\mathrm{o}} / \mathrm{Q}\right) \mathrm{s}+\omega_{0}{ }^{2}} \\
& \mathrm{~T}(\text { Bandpass })=\frac{\mathrm{A}_{\mathrm{BP}}\left(\omega_{o} / \mathrm{Q}\right) \mathrm{s}}{\mathrm{~s}^{2}+\left(\omega_{\mathrm{o}} / \mathrm{Q}\right) \mathrm{s}+\omega_{o}{ }^{2}} \\
& \mathrm{~T}(\text { High-Pass })=\frac{\mathrm{A}_{\mathrm{HP}} \mathrm{~s}^{2}}{\mathrm{~s}^{2}+\left(\omega_{\mathrm{o}} / \mathrm{Q}\right) \mathrm{s}+\omega_{o}{ }^{2}}
\end{aligned}
\]
where \(\omega_{o}=2 \pi \mathrm{f}_{\mathrm{o}}\).
To obtain band reject characteristics the low-pass and high-pass outputs are summed to form a pair of \(j \omega\) axis zeros:
\(T(\) Band-Reject \()=\frac{A\left(s^{2}+\omega_{0}{ }^{2}\right)}{s^{2}+\left(\omega_{0} / Q\right) s+\omega_{0}{ }^{2}}\)
where \(A_{L P}=A_{H P}=A\).
The state variable approach uses two op amp integrators and a summing amplifier to provide simultaneous lowpass, bandpass and high-pass responses. One UAF is required for each two poles of low-pass or high-pass filters and for each pole-pair of bandpass or band-reject filters.

\section*{DESIGN PROCEDURE SUMMARY}

These procedures give the design steps for the proper application of a UAF and for the selection of the external components. More detailed information on filter theory pertinent to some of the steps can be found in the reference sources listed in Table I.

TABLE I. Useful References.
1 Tobey, Gene, et al, Operational Amplifiers. Design and Applications, Chapter 8, McGraw-Hill Book Company, 1971

2 Wong, Yu Jen, and William Ott Function Circuits Design and Applications, Chapter 6, McGraw-Hill Book Company, 1976
3 Daniels, Rıchard W Approximation Methods for Electronic Filter Design, McGraw-Hill Book Company, 1974
4 Zyerev, Anatol I Handbook of Filter Synthesis, John Wiley and Sons, 1967

5 Temes, Gabor C , and Sanıt K Mitra Modern Filter Theory and Design, John Wiley and Sons, 1973

Burr-Brown also manufactures a line of completely selfcontained active filters called the ATF76 series. These are available in most popular transfer functions with from 2 - to 8 -pole responses. They contain all necessary components and do not require any user design effort.

\section*{DESIGN STEPS}
1. Choose the type of function (low-pass, bandpass, etc.), type of response (Butterworth, Bessel, etc.), number of poles, and cutoff frequency based on the particular application.
If the transfer function is band-reject see Band-Reject Transfer Function before proceeding to step 2.
2. Determine the normalized low-pass filter parameters ( \(f_{n}\) and \(Q\) ) based on the type of response and number of poles selected in step 1. See Normalized Low-Pass Parameters.
3. If the actual response desired is low-pass go to step 4. For other responses a transformation of variables must be made (low-pass to bandpass or low-pass to high-pass). See Low-Pass Transformation.
4. Determine the actual (denormalized) cutoff frequency, \(f_{0}\), by multiplying \(f_{n}\) by the actual desired cutoff frequency. See Denormalization of Parameters.
5. Pick the desired UAF configuration (noninverting, inverting or bi-quad). See Configuration Selection Guide and UAF Configurations and Design Equations.
6. Decide whether to use design equations " \(A\) " or " \(B\) ". See Design Equations "A" and "B".
7. Calculate \(R_{F 1}\) and \(R_{F 2}\). See Natural Frequency and UAF Configurations and Design Equations.
8. Determine Qp. See \(Q_{p}\) Procedure.
9. Select the desired gain for each UAF and calculate the corresponding \(\mathrm{R}_{\mathrm{G}}\) and \(\mathrm{R}_{\mathrm{Q}}\). See Gain (A) and UAF Configurations and Design Equations.

\section*{BAND-REJECT TRANSFER FUNCTION}

The band-reject is achieved by summing the high-pass and low-pass UAF outputs. Either of the configurations in Figures 2 and 3 can be used to provide the band-reject function if they are used as shown in Figure 1.
The \(15 \mathrm{k} \Omega\) resistor is adjusted for maximum rejection. The circuit in Figure 3 is applicable when using design equations " \(A\) " ( \(\left.A_{L P}=A_{H P}\right)\). When design equations " \(B\) " are used \(\left(A_{L P}=10 A_{H P}\right)\), the resistor at pin 7 must be 10 times the resistor at pin 1 to obtain equal pass-band gains above and below \(f_{n}\).
In either case, the four external UAF resistors \(\left(R_{G}, R_{Q}\right.\), \(R_{F 1}\) and \(R_{F 2}\) ) should be calculated for \(f_{o}\) and \(Q\) of the band-reject filter desired and for \(A_{L P}\) to equal the desired pass-band gain. An input constraint is that the input voltage times \(A_{B P}\) must not exceed the rated peak-to-peak voltage of the bandpass output, or clipping will result.


FIGURE 1. Band-Reject Configuration.

\section*{NORMALIZED LOW-PASS PARAMETERS}

Usual active filter design procedure involves using normalized low-pass parameters. Table II is provided to assist in this step for the more common filter responses. Table III is a FORTRAN program which allows \(f_{n}\) and \(Q\) to be calculated for any desired ripple and number of poles for the Chebyschev response. Program inputs are the number of poles (N) and the peak-to-peak ripple (R). Program out puts are \(f_{n}\) and \(Q\), which are used exactly as the values taken from Table II.

TABLE II. Low-Pass Filter Parameters.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Number of Poles} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Butterworth}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{Bessel}} & \multicolumn{4}{|c|}{Chebysev} \\
\hline & & & & & \multicolumn{2}{|l|}{05 dB Ripple} & \multicolumn{2}{|l|}{2 dB Ripple} \\
\hline & fn \({ }^{\text {(1) }}\) & Q & \(\mathrm{f}_{\mathrm{n}}(1)\) & Q & \(\mathrm{f}_{\mathrm{n}}(2)\) & Q & \(\mathrm{f}_{\mathrm{n}}(2)\) & Q \\
\hline 2 & 10 & 070711 & 12742 & 057735 & 123134 & 086372 & 0907227 & 11286 \\
\hline \multirow[t]{2}{*}{3} & 10 & -- & 132475 & - & 0626456 & - & 0368911 & -- \\
\hline & 10 & 10 & 144993 & 069104 & 1068853 & 17062 & 0941326 & 25516 \\
\hline \multirow[t]{3}{*}{4} & 10 & 054118 & 143241 & 052193 & 0597002 & 070511 & 0470711 & 09294 \\
\hline & 10 & 13065 & 160594 & 080554 & 1031270 & 29406 & 0963678 & 459388 \\
\hline & 10 & - & 150470 & -- & 0362320 & --- & 0218308 & - \\
\hline \multirow[t]{3}{*}{5} & 10 & 061805 & 155876 & 056354 & 0690483 & 11778 & 0627017 & 177509 \\
\hline & 10 & 161812 & 175812 & 091652 & 1017735 & 45450 & 097579 & 723228 \\
\hline & 10 & 051763 & 160653 & 051032 & 0396229 & 068364 & 031611 & 09016 \\
\hline \multirow[t]{4}{*}{6} & 10 & 070711 & 169186 & 061120 & 0768121 & 18104 & 0730027 & 284426 \\
\hline & 10 & 193349 & 190782 & 10233 & 1011446 & 65128 & 0982828 & 104616 \\
\hline & 10 & -- & 168713 & - & 0256170 & -- & 0155410 & -- \\
\hline & 10 & 055497 & 171911 & 053235 & 0503863 & 10916 & 0460853 & 164642 \\
\hline \multirow[t]{3}{*}{7} & 10 & 080192 & 182539 & 066083 & 0822729 & 25755 & 0797114 & 411507 \\
\hline & 10 & 22472 & 205279 & 11263 & 1008022 & 88418 & 0987226 & 142802 \\
\hline & 10 & 050980 & 178143 & 050599 & 0296736 & 067658 & 0237699 & 089236 \\
\hline \multirow[t]{3}{*}{8} & 10 & 060134 & 185314 & 055961 & 0598874 & 16107 & 0571925 & 25327 \\
\hline & 10 & 089998 & 195645 & 071085 & 0861007 & 34657 & 0842486 & 558354 \\
\hline & 10 & 25629 & 219237 & 12257 & 1005984 & 115308 & 0990142 & 186873 \\
\hline
\end{tabular}
\(1-3 d B\) frequency
2 Frequency at which amplitude response passes through the ripple band.
TABLE III. Low-Pass Chebyschev Program.


Note that for bandpass and high-pass filters complex conjugate pole pairs in the actual filter correspond to single poles in the normalized low-pass model. Thus four poles in Table II would correspond to four-pole pairs in a bandpass or high-pass filter.
Filters with an odd number of poles show one \(f_{n}\) with no corresponding \(Q\) value. This represents a simple RC network that is required for odd pole filters. This RC network with a cutoff frequency equal to \(f_{n}\) times the overall filter cutoff frequency should be placed in series with the first UAF two-pole section. An external op amp and RC network can be used for this purpose.

The cutoff frequency determined by the Table II filter parameters is (1) the -3 dB frequency of the Butterworth response and of the Bessel response and (2) the frequency at which the amplitude response of the Chebyschev filters passes through the maximum ripple band (to enter the stop band).

\section*{LOW-PASS TRANSFORMATION}

\section*{Low-Pass to High-Pass}

The following simple transformation may be used for high-pass filters: 1
\(\mathrm{f}_{\mathrm{n}}\) (high-pass) \(=\overline{\mathrm{f}_{\mathrm{n}} \text { (low-pass) }}\)
\(\mathbf{Q}\) (high-pass) \(=\mathbf{Q}\) (low-pass)

\section*{Low-Pass to Bandpass}

The low-pass to bandpass transformation to generate \(f_{n}\) (bandpass) and \(\mathbf{Q}\) (bandpass) is much more complicated. It is tedious to do by hand but can be accomplished with the FORTRAN program given in Table IV. This program automates the tranformation
\(\mathbf{s}=\mathbf{p} / 2 \pm \sqrt{(\mathbf{p} / 2)^{2}-1}\).

TABLE IV. Low-Pass to Bandpass Transformation Program.
```

    COMPLEX P,S,U
    READ 5, FN, Q, QBP
    5 FORMAT (3F12.5)
Y=FN*SQRT(1.-1(./(Q*2.))**2)
X=-FN/Q*2.)
P=CMPLX(X,Y)
U=CONJG(P)
DO 30 I=1,2
S=P/(2*QBP)
P=S**2-1
T=ATAN2(AIMAG(P),REAL(P))
IF (T.GE.0.)GO TO }1
T=2.*3.14159+T
10T=T/2.
A=SQRT(CABS(P))* COS(T)
B=SQRT(CABS(P))*SIN(T)
S=S+CMPLX(A,B)
FN=CABS(S)
Q=-FN/(2.*REAL(S))
PRINT 20,FN,Q
20 FORMAT (2X"FN="F12.5"Q="F12 5)
IF(AIMAG(U) EQ.0.)GO TO 40

```
\(30 \mathrm{P}=\mathrm{U}\)
40 STOP
    END
                                NOTE. Language variations between
                                computers may require modification
                                of this program.

\section*{Program Inputs}
1. \(f_{n}\)-From Table II for the low-pass filter of interest
2. Q - From Table II
3. \(Q_{B P}\) - Desired \(Q\) of the bandpass filter

For filters with an odd number of poles a \(Q\) of 0.5 should be used where \(Q\) is not given in Table II. Enter \(10^{5}\) for \(Q\) when transforming zeros on the imaginary axis.
The program transforms each low-pass pole into a bandpass pole pair. Thus a three-pole low-pass input,
would result in the pole positions for a three-pole pair bandpass filter requiring three UAF stages.

\section*{DENORMALIZATION OF PARAMETERS}

Table II shows filter parameters for many 2- to 8-pole normalized low-pass filters. The Q and the normalized undamped natural frequency, \(f_{n}\) for each two-pole section are shown. The \(Q\) values do not have to be denormalized and may be used directly as described in the Design Procedure Summary. \(\mathrm{f}_{\mathrm{n}}\) must be denormalized by multiplying it by the desired cutoff frequency of the actual overall filter to obtain the required frequency, \(f_{o}\) for the design formulas. As an example, consider a 4-pole lowpass Bessel filter with a cutoff frequency of 1000 Hz . The first stage would be designed to an \(f_{o}\) of 1432.41 Hz and a \(Q\) of 0.52193 while the second stage would have an \(f_{o}\) of 1605.94 Hz and \(Q\) of 0.80554 . To combine the two stages into the composite filter the low-pass output of the first stage (pin 9) would be connected to the input resistors \(\left(R_{G}\right)\) of the second stage.

\section*{CONFIGURATION SELECTION GUIDE}

It is possible to configure the UAF three different ways. Each configuration produces features that may or may not be desirable for a specific application. The selection guide in Table V is given to assist in determining the most advantageous configuration for a particular application.

\section*{UAF CONFIGURATIONS AND DESIGN EQUATIONS}

\section*{Noninverting Configuration}

For applications requiring a bandpass gain of IV/V, the internal resistor \(\mathrm{R}_{\boldsymbol{5}}\) may be used (input at pin 14) as the gain resistor \(\mathbf{R}_{G}\); thus, only three external resistors are needed to configure the filter.
To use equations " \(B\) " connect an \(11 \mathrm{k} \Omega\) resistor between pins 12 and 1 . Use equations " \(B\) " for frequencies above 8 kHz or when \(\mathrm{R}_{\mathrm{Q}}\) from equations " \(A\) " becomes a negative value.

\section*{SIMPLIFIED DESIGN EQUATIONS "A"}
\(\mathrm{f}_{\mathrm{o}}<5 \mathrm{kHz}\) (UAF11) or 50 kHz (UAF21)
1. \(R_{F 1}=R_{F 2}=10^{9} / \omega_{\mathrm{o}}=1.59 \times 10^{8} / \mathrm{f}_{\mathrm{o}}\)
2. \(\mathbf{A}_{\mathrm{BP}}=\mathbf{Q} \mathbf{A}_{\mathrm{LP}}=\mathbf{Q} A_{\mathrm{HP}}\)
3. \(\mathrm{R}_{\mathrm{Q}}=10^{\mathrm{A}} /\left(2 \mathrm{Q}_{\mathrm{P}}-\mathrm{A}_{\mathrm{BP}}-1\right)\)
\(4 R_{G}=\left(2 Q_{p}-A_{B P}+1\right) 10^{5} / A_{B P}\)
SIMPLIFIED DESIGN EQUATIONS "B"
\(\mathrm{f}_{\mathrm{o}}>5 \mathrm{kHz}\) (UAF11) or 50 kHz (UAF21)
\(1 \mathrm{R}_{\mathrm{F} 1}=\mathrm{R}_{\mathrm{F} 2}=3.16 \times 10^{8} / \omega_{\mathrm{o}}=5.03 \times 10^{7} / \mathrm{f}_{\mathrm{o}}\)
\(2 \mathrm{~A}_{\mathrm{BP}}=\mathrm{Q} / 3.16 \mathrm{~A}_{\mathrm{LP}}=3.16 \mathrm{Q} \mathrm{A}_{\mathrm{HP}}\)
3. \(\mathrm{R}_{\mathrm{Q}}=10^{\circ} /\left(3.48 \mathrm{Q}_{\mathrm{P}}-\mathrm{A}_{B P}-1\right)\)
4. \(R_{G}=\left(3.48 Q_{p}-A_{B P}+1\right) 10^{4} / A_{B P}\)

\section*{Inverting Configuration}

SIMPLIFIED DESIGN EQUATIONS "A"
\(\mathrm{f}_{0}<5 \mathrm{kHz}\) (UAF11) or 50 kHz (UAF21)
\(1 R_{F 1}=R_{F 2}=10^{9} / \omega_{o}=1.59 \times 10^{8} / \mathrm{f}_{\mathrm{o}}\)
2. \(A_{B P}=Q \quad A_{L} \cdot \mathbf{P}=Q \quad A_{H P}\)
3. \(R_{G}=10^{9} Q_{p} / A_{B P}\)
4. \(R_{Q}=2 \times 10^{S} /\left(2 Q_{P}+A_{H P}-1\right)\)
\begin{tabular}{|c|c|c|c|}
\hline & NONINVERTING INPUT & INVERTING INPUT & BI-QUAD \\
\hline Outputs Available & BP, LP and HP & BP, LP and HP & \(B P\) and LP \\
\hline Inverted Outputs & BP & HP and LP & \(B P\) and LP \\
\hline Q \& Gain Independent of Frequency Resistors? & Yes & Yes & No \\
\hline Type of Q Variation With Changes in RF & Constant Q & Constant Q & Constant bandwidth \\
\hline Other Advantages & May be used with only three external resistors (use internal \(\mathrm{R}_{3}\) as \(\mathrm{RG}_{\mathrm{G}}\) ) & & \(\mathrm{R}_{\mathrm{G}}\) and \(\mathrm{R}_{\mathrm{Q}}\) are small at high frequencies \\
\hline Parameter Limitations & \[
\begin{aligned}
& 2 Q_{p}-A_{B P}>1\left(f_{0}<8 k H z\right) \\
& 348 Q_{p}-A_{B P}>1\left(f_{0}>8 k H z\right)
\end{aligned}
\] & \[
\begin{aligned}
& 2 Q_{p}+A_{B P}>1\left(f_{0}<8 \mathrm{kHz}\right) \\
& 348 Q_{p}+A_{B P}>1\left(f_{0}>8 \mathrm{kHz}\right)
\end{aligned}
\] & None \\
\hline \multicolumn{4}{|l|}{Summary The Bi-Quad filter is particularly useful as a bandpass filter if the filter bandwidth must be kept constant as the center frequency is varied if Q must be kept constant (i.e , constant Q of a bandpass or maıntaıning constant response of a low-pass or high-pass) one of the other two configurations should be used The \(\mathrm{Bi}_{\mathrm{I}}\) Quad also has the advantage that \(\mathrm{R}_{\mathrm{G}}\) and \(\mathrm{R}_{\mathrm{Q}}\) are smaller than \(\mathrm{R}_{\mathrm{G}}\) and \(\mathrm{Ra}_{\mathrm{Q}}\) of the other two configurations (this is especially useful at high frequencies). The noninverting input configuration has the advantage that for \(A_{B P}=1, R_{G}=\) \(100 \mathrm{k} \Omega\), therefore \(\mathrm{R}_{3}\) ( Internal) may be used so that only three external resistors are needed (RF1, RF2, RQ)} \\
\hline
\end{tabular}


FIGURE 2. Noninverting Configuration.

\section*{SIMPLIFIED DESIGN EQUATIONS "B"}
\(\mathrm{f}_{0}>\mathbf{> k H z}\) (UAF11) or \(\mathbf{5 0 k H z}\) (UAF21)
1. \(\mathbf{R}_{\mathrm{F} 1}=\mathrm{R}_{\mathrm{F} 2}=3.16 \times 10^{2} / \omega_{\mathrm{o}}=5.03 \times 10^{7} / \mathrm{f}_{\mathrm{o}}\)
2. \(A_{B P}=Q_{P} / 3 \quad 16=3.16 Q_{P} A_{H P}\)
3. \(R_{G}=3.16 \times 10^{4} \mathrm{Q}_{\mathrm{P}} / \mathrm{A}_{\mathrm{BP}}\)
4. \(R_{Q}=2 \times 10^{5} /\left(3.48 Q_{p}+A_{B P}-1\right)\)

\section*{BI-QUAD Configuration}

\section*{SIMPLIFIED DESIGN EQUATIONS "A"}
\(\mathrm{f}_{\mathrm{o}}<5 \mathrm{kHz}\) (UAF11) or 50 kHz (UAF21)
\(1 \mathbf{R}_{\mathrm{FI}}=\mathbf{R}_{\mathrm{F} 2}=10^{9} / \omega_{0}=1.59 \times 10^{2} / \mathrm{f}_{\mathrm{o}}\)
2. \(Q A_{L P}=A_{B P}\)
3. \(R_{Q}=Q_{P} R_{F I}\)
4. \(R_{G}=R_{Q} / A_{B P}\)

\section*{SIMPLIFIED DESIGN EQUATIONS "B"}
\(\mathrm{f}_{0}>\mathbf{5 k H 7}\) (UAF1I) or 50 kHz (UAF21)
1. \(\mathbf{R}_{\mathrm{F} 1}=\mathrm{R}_{\mathrm{F} 2}=3.16 \times 10^{8} / \omega_{0}=5.03 \times 10^{7} / \mathrm{f}_{\mathrm{c}}\)
2. \(Q A_{L P}=A_{B P}\)
3. \(R_{Q}=3.16 \mathrm{Q}_{\mathrm{P}} \mathrm{R}_{\mathrm{FI}}\)
4. \(\mathbf{R}_{\mathrm{G}}=\mathrm{R}_{\mathrm{Q}} / \mathrm{A}_{\mathrm{BP}}\)

\section*{Design Equations " \(A\) " and " \(B\) "}
1. For \(f_{o}\) below 8 kHz , either of equations " \(A\) " or " \(B\) " may be used.
2. For \(f_{o}\) above 8 kHz , equations "B" must be used. If equations " \(A\) " were used above 8 kHz , the filter could become unstable.
3. Equations "A" are for the UAF as it is supplied. When using equations " B ", a \(11 \mathrm{k} \Omega\) resistor must be placed in parallel with \(R_{2}\) (between pins 12 and 1 ).


FIGURE 3. Inverting Configuration.


FIGURE 4. Bi-Quad Configuration.
4. The values of \(R_{F 1}\) and \(R_{F 2}\) calculated with equations " \(B\) " are approximately one-third of those calculated with equations " \(A\) ". Thus there may be an advantage in using equations " \(B\) " at low frequencies. Using equations " \(B\) " would require use of one more resistor, but that would not alter or affect filter performance in any manner.
5. Using the negative gain values for \(A_{L P}\) or \(A_{H P}\) or \(A_{B P}\) could result in the negative values for resistors \(R_{G}\) and \(\mathrm{R}_{\mathrm{Q}}\). So the absolute value of the gain should always be used in the equations.
6. Under some circumstances the value of \(R_{Q}\) using equations " \(A\) " will be negative. If this occurs, use design equations " \(B\) ".

\section*{Natural Frequency ( \(\mathbf{f}_{\mathbf{0}}\) )}
1. \(\mathrm{f}_{\mathrm{o}}\) for each one pole-pair bandpass filter is the center frequency \(\left(f_{C}\right)\). \(f_{C}\) is defined as \(f_{C}=\sqrt{f_{1} f_{2}}\) where \(f_{1}\) is the lower -3 dB point and \(f_{2}\) is the upper -3 dB point of the pole-pair response.
2. To obtain \(\mathrm{f}_{\mathrm{o}}\) below 100 Hz using practical resistor values, capacitors may be paralleled with C 1 and C 2 to reduce the size of \(\mathrm{R}_{\mathrm{F} 1}\) and \(\mathrm{R}_{\mathrm{F} 2}\). If capacitors are added in parallel,
\[
R_{F 1} \text { (new) }=R_{F 2} \text { (new) }=R_{F 1} \text { (old) } \frac{1000 \mathrm{pF}}{C+1000 \mathrm{pF}}
\]
where \(R_{F}\) (new) is the new lower value frequency resistor, C is the value of the two external capacitors placed across Cl and C 2 (between pins 10 and 3 and pins 8 and 7 and \(R_{\text {FI }}\) (old) is the value calculated in the simplified design equations.

\section*{Q-Factor}

\section*{\(\mathrm{f}_{\mathrm{o}}\)}
1. For bandpass filters \(\mathrm{Q}=\overline{3 \mathrm{~dB} \text { bandwidth }}\)
2. When designing low-pass filters of more than two poles, best results will be obtained if the two pole sections with lower \(Q\) are followed by the sections with higher \(Q\). This will eliminate any possibility of clipping due to high gain ripple in high Q sections.

\section*{Qp Procedure}
1. If the " \(\mathrm{f}_{\mathrm{o}}\) times Q " product is greater than \(10^{4}\) (or \(10^{5}\) for the UAF21), it is possible for the measured filter \(Q\) to be different from the calculated value of \(Q\). This effect is the result of nonideal characteristics of operational amplifiers. It can be compensated for by introducing the parameter \(Q_{p}\) into the design equations.
2. Calculate the \(f_{0} Q\) product for the filter. If the product is above \(10^{4} \mathrm{~Hz}\) (or \(10^{5}\) for the UAF21), locate the corresponding \(f_{o} Q_{P}\) product on the curve in Figure 5. Divide \(f_{o} Q_{P}\) by \(f_{o}\) to obtain \(Q_{P}\). Use \(Q_{P}\) as indicated in the design equations. For \(f_{0} Q\) products below \(10^{4} \mathrm{~Hz}\) (or \(10^{5}\) for the UAF21), \(\mathrm{Q}_{\mathrm{P}}=\mathrm{Q}\).


FIGURE 5. Q \(_{p}\) Determination.

\section*{Gain (A)}
1. The gain \((\mathrm{V} / \mathrm{V})\) of each filter section is: \(A_{L P}\) - for low-pass output - gain at DC
\(A_{B P}\) - for bandpass output - gain at \(f_{o}\)

Ahp - for high-pass output- gain at high frequencies.
2. Refer to the Typical Performance Curves for full power response. When selecting the gain, insure the limits of the curve are not exceeded for the desired voltage range.

\section*{DETAILED TRANSFER FUNCTION EQUATIONS}

The following equations show the action of all the internal and external UAF filter components. They are not required for the regular design procedure but could be used if a detailed analysis is required.
```

NONINVERTING INPUT CONFIGURATION

1. $\omega \omega^{2}=R_{2} /\left(R_{1} R_{F 1} C_{1} R_{F 2} C_{2}\right)$
2. $\mathbf{Q}=1+\left(\frac{R_{E}}{R_{C_{C}}}\right)\left(\frac{R_{1}}{R_{1}+R_{2}}\right) \quad\left(1+10^{5} / \mathbf{R}_{\mathbf{Q}}\right) \sqrt{\frac{R_{2} R_{F 1} C_{1}}{R_{1} R_{12} C_{2}}}$
3. $R_{E}=10^{\prime}+10^{\prime} R_{Q} /\left(10^{\prime}+R_{Q}\right)$
4. $Q A_{L . P}=Q A_{H P} R_{1} / R_{2}=A_{B P} \sqrt{R_{1} R_{1} C_{1} /\left(R_{2} R_{1} C_{2}\right)}$
5. $A_{B P}=10^{\prime}\left(2+10^{3} / R_{Q}\right) / R_{G}$
INVERTING INPUT CONFIGURATION
6. $\omega_{0}{ }^{2}=R_{2} /\left(R_{1} R_{F 1} C_{1} R_{F 2} C_{2}\right)$
7. $Q=R_{P}\left(1+2 \times 10^{5} / R_{Q}\right) \sqrt{R_{F 1} C_{1} /\left(R_{1} R_{2} R_{F 2} C_{2}\right)}$
8. $Q A_{L . P}=Q R_{1} A_{H P} / R_{2}=A_{B P} \sqrt{R_{1} R_{F 1} C_{1} /\left(R_{2} R_{F 2} C_{2}\right)}$
9. $A_{B P}=\sqrt{R_{1} R_{2} R_{F 2} C_{2} /\left(R_{F 1} C_{1}\right)} Q_{/} R_{G}$.
10. $1 / R_{p}=1 / R_{1}+1 / R_{2}+1 / R_{G}$
BI-QUAD CONFIGURATION
11. $\omega_{0}{ }^{2}=R_{2} /\left(R_{1} R_{F 1} C_{1} R_{F 2} C_{2}\right)$
12. $\mathbf{Q}=\mathrm{R}_{\mathrm{Q}} \mathrm{C}_{2} \omega_{0}$
13. $Q A_{1 P} /\left(\omega_{0} R_{12} C 2\right)=A_{B P}=R_{Q} / R_{G}$,
```

\section*{Offset Error Adjustment}

DC offset errors will be minimized by grounding pin 5 through a resistor equal to \(1 / 2\) the value of \(R_{F 1}\) or \(R_{F 2}\). The DC offset adjustment shown here may be used if required.
Offset errors will increase with increases in \(\mathrm{R}_{\mathrm{F}}\).


\section*{Design Example}

It is desired to design a 5-pole Bessel, Low-Pass Filter with \(f_{o}=3.3 \mathrm{kHz}\) and \(A_{L P}=1\). We will use the UAF11 to implement this filter.
From Table II the following values of \(f_{n}\) and \(Q\) are obtained.
Complex Poles:
\(\mathrm{f}_{\mathrm{n}}=1.55876\)
\(\mathrm{Q}=0.56354\) ]
\(\mathrm{f}_{\mathrm{n}}=1.758127\)
\(\mathrm{Q}=0.91652\)
Simple Pole:
\(\mathrm{f}_{\mathrm{n}}=1.50470\)

Using the above shown values of \(f_{n}\) and \(Q\), we now will proceed to design the three stages of filter separately.
Any one of the three configurations can be used. We will select inverting configuration.
For Stage 1.
\(\overline{\mathrm{f}_{\mathrm{o}}=3.3 \mathrm{kHz}} \times \mathrm{f}_{\mathrm{n}}=3.3 \mathrm{kHz} \times 1.55876=5144 \mathrm{~Hz}\)
Since \(f_{0}>5 \mathrm{kHz}\), equations " \(B\) " would be used, thus an \(11 \mathrm{k} \Omega\) resistor must be connected between pins 12 and 1 .
\(R_{11}=R_{F 2}=\frac{5.03 \times 10^{7^{-}}}{5144}=9778 \Omega\)
\(\mathrm{f}_{\mathrm{o}} \mathrm{Q}=5144 \times 0.56354=2.9 \times 10^{3}\)
\(\mathrm{f}_{\mathrm{o}} \mathrm{Q}<10^{4}, \therefore \mathrm{Q}_{\mathrm{P}}=\mathrm{Q}=0.56354\)
\(A_{B P}=\frac{Q_{P}}{3.16} \quad A_{I P}=\frac{0.56354}{3.16} \times 1=0.17834\)
\(R_{G}=\frac{3.16 \times 10^{4} \mathrm{Q}_{P}}{A_{B P}}=\frac{3.16 \times 10^{4} \times 0.56354}{0.17834}=99.85 \mathrm{k} \Omega\)
\(\mathrm{R}_{\mathrm{Q}}=\frac{2 \times 10^{5}}{3.48 \mathrm{Q}_{\mathrm{P}}+\mathrm{A}_{\mathrm{BP}-1}}=\frac{2 \times 10^{\circ}}{3.48 \times 0.56354+0.17834-1}=\) \(175.52 \mathrm{k} \Omega\)

For Stage 2.


Since \(f_{\mathrm{c}}>5 \mathrm{kHz}\), equations "B" would again be used, and an \(11 \mathrm{k} \Omega\) resistor would be connected between pins 12 and 1 of the second UAF stage.
\(R_{\mathrm{F} 1}=\mathrm{R}_{\mathrm{F} 2}=\frac{5.03 \times 10^{7}}{5802}=8669 \Omega\)
\(\mathrm{f}_{0} \mathrm{Q}=5802 \times 0.91652=5.32 \times 10^{3}\)
\(\mathrm{f}_{0} \mathrm{Q}<10^{4}, \therefore \mathrm{Q}_{\mathrm{P}}=\mathrm{Q}=0.91652\)
\(A_{B P}=\frac{Q_{P}}{3.16} A_{1 . P}=\frac{0.91652}{3.16} \times 1=0.29004\)
\(\mathrm{R}_{\mathrm{G}}=\frac{3.16 \times 10^{+} \mathrm{Q}_{\mathrm{P}}}{\mathrm{A}_{\mathrm{BP}}}=\frac{3.16 \times 10^{4} \times 0.91652}{0.29004}=99.86 \mathrm{k} \Omega\)
\(R_{Q}=\frac{2 \times 10^{5}}{\left(3.48 Q_{P}+A_{B P-1}\right)}=\frac{2 \times 10^{5}}{(3.48 \times 0.91652+0.29004-1)}=\) \(80.66 \mathrm{k} \Omega\)

For Stage 3.
\(\mathrm{f}=3.3 \mathrm{kHz} \times \mathrm{f}_{\mathrm{n}}=3.3 \mathrm{kHz} \times 1.50470=4966 \mathrm{~Hz}\)
For the simple pole,
\(\mathrm{RC}=\frac{1}{2 \pi \mathrm{f}}=\frac{1}{2 \pi \times 4966}=3.2049 \times 10^{-4}\)
3300 pF (or any convenient value)
\(R=\frac{3.2049 \times 10^{-6}}{3300 \times 10^{-12}}=9.71 \mathrm{k} \Omega\)


FIGURE 6. Overall Circuit.

\section*{UNIVERSAL ACTIVE FILTER}

\section*{FEATURES}
- LOW COST
- SMALL SIZE

Single wide DIP package
- FULLY CHARACTERIZED PARAMETERS
- HYBRID CONSTRUCTION
- IMPROVED PERFORMANCE

1\% frequency accuracy 0 range of 0.5 to 500
NPO capacitors and thin-ilim resistors Uncommitted op amp included

\section*{BENEFITS}
- SAVES PRINTED CIRCUIT BOARD SPACE
- saves design time

Calculate only four resistance values
Design directly from this data sheet
Versatile building block for filter design
- HIGH RELIABILITY
- HIGH STABILITY


\section*{DESCRIPTION}

The UAF41 is a versatile two-pole active filter. It uses a three operational amplifier double integrator feedback loop to generate a complex pole pair (two conjugate poles). The location of the poles in the complex plane (and thus the natural frequency and \(Q\) ) are determined by external, user supplied resistors. Either three or four resistors are used depending on the particular configuration chosen.
The UAF41 produces three transfer functions simultaneously - low-pass, high-pass, and bandpass which are available at three separate outputs. The fourth basic transfer function - the band-reject or notch - can be obtained simply by summing the high-pass and low-pass outputs using the uncommitted amplifier (A4) contained in the UAF41. The uncommitted op amp can also be used to add a single-pole response for complex filters requiring an odd number of poles.

More complex higher-order filters can readily be obtained by cascading UAF's. This is easily done with the UAF41 since the high input impedance and low output impedance associated with the operational amplifiers used prevents the series connected stages from interacting (e.g., no frequency pull due to following stage loading). This data sheet contains the design procedures for an easy selection of resistor values for the stagger tuning of cascaded stages.
The versatility of the UAF41 makes it a general purpose building block for a wide variety of active filter applications. Its universal nature, ease of use, small size, and low cost allows the user the convenience of keeping units on hand for immediate use whenever a filter requirement arises.

\section*{TRANSFER FUNCTION}

The UAF41 uses the state variable technique to produce a basic second order transfer function. The equations describing the three outputs available are:
\(\mathrm{T}(\) Low-Pass \()=\frac{\mathrm{A}_{\mathrm{LP}} \omega_{0}{ }^{2}}{\mathrm{~s}^{2}+\left(\omega_{\mathrm{o}} / \mathrm{Q}\right) \mathrm{s}+\omega_{\mathrm{o}}{ }^{2}}\)
\(T(\) Bandpass \()=\frac{A_{B P}\left(\omega_{0} / Q\right) s}{s^{2}+\left(\omega_{0} / Q\right) s+\omega_{0}{ }^{2}}\)
\(T(\) High-Pass \()=\frac{A_{H P} s^{2}}{s^{2}+\left(\omega_{0} / Q\right) s+\omega_{o}{ }^{2}}\)
To obtain band-reject characteristics the low-pass and
high-pass outputs are summed to form a pair of \(j \omega\) axis zeros:
\(T(\) Band-Reject \()=\frac{A\left(s^{2}+\omega_{0}{ }^{2}\right)}{s^{2}+\left(\omega_{0} / Q\right) s+\omega_{0}{ }^{2}}\)
where \(\mathbf{A}_{\mathbf{L P}}=\mathbf{A}_{\mathbf{H P}}=\mathbf{A}\).

The state variable approach uses two op amp integrators (A2 and A3 in the simplified schematic below) and a summing amplifier (Al) to provide simultaneous lowpass, bandpass, and high-pass responses. One UAF41 is required for each two poles of low-pass or high-pass filters and for each pole-pair of bandpass or band-reject filters.


FIGURE 1. UAF41 Schematic.

\section*{ELECTRICAL}

Typical at \(25^{\circ} \mathrm{C}\) and with rated supply unless otherwise noted
\begin{tabular}{|c|c|}
\hline MODEL & UAF41 \\
\hline \multicolumn{2}{|l|}{INPUT} \\
\hline Input Bias Current Input Voltage Range Input Resistance(1) & \[
\begin{gathered}
\pm 40 \mathrm{nA} \\
\pm 10 \mathrm{~V} \\
50 \mathrm{k} \Omega
\end{gathered}
\] \\
\hline \multicolumn{2}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
Frequency Range ( \(\mathbf{f}_{0}\) ) \\
\(f_{0}\) Accuracy(2), max \\
\(\mathrm{f}_{0}\) Stability \({ }^{(3)}\) \\
Q Range(4) \\
Q Stability(5) \\
@ \(\mathrm{fo}_{0} \mathrm{Q} \leq 104\) \\
@ \(f_{0}\) Q \(\leq 105\) \\
Q Repeatability at \(f_{0} Q \leq 105\) \\
Gain Range
\end{tabular} & \[
\begin{gathered}
0.001 \mathrm{~Hz} \text { to } 25 \mathrm{kHz} \\
\pm 1 \% \\
\pm 0.002 \% /{ }^{\circ} \mathrm{C} \\
0.5 \text { to } 500 \\
\\
\pm 001 \% /{ }^{\circ} \mathrm{C} \\
\pm 0.025 \% /{ }^{\circ} \mathrm{C} \\
\pm 10 \% \\
0 \text { 1V/V to } 50 \mathrm{~V} / \mathrm{V}
\end{gathered}
\] \\
\hline \multicolumn{2}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
Peak-to-Peak Output Swing(6) \\
Output Offset(7) \\
(at L.P. output with unity gain) \\
Output Impedance \\
Noise(8) \\
Output Current( \({ }^{9}\) )
\end{tabular} & \[
\begin{gathered}
20 \mathrm{~V} \\
\pm 20 \mathrm{mV} \\
1 \Omega \\
200 \mu \mathrm{~V}, \mathrm{rms} \\
5 \mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{2}{|l|}{UNCOMMITTED AMP CHARACTERISTICS} \\
\hline Input Offset Voltage Input Bias Current Input Impedance Large Signal Voltage Gaın Output Current & \begin{tabular}{l}
5 mV \\
40nA \\
\(1 \mathrm{M} \Omega\) \\
85dB \\
5 mA
\end{tabular} \\
\hline \multicolumn{2}{|l|}{POWER SUPPLIES} \\
\hline \begin{tabular}{l}
Rated Power Supplies \\
Power Supply Range(10) \\
Supply Current @ \(\pm 15 \mathrm{~V}\) (Quiescent), max
\end{tabular} & \[
\begin{gathered}
\pm 15 \mathrm{VDC} \\
\pm 5 \mathrm{VDC} \text { to } \pm 18 \mathrm{VDC} \\
7 \mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{2}{|l|}{TEMPERATURE RANGE} \\
\hline Specification Temperature Range Storage Temperature Range & \[
\begin{aligned}
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{NOTES:}
1. For noninverting input configuration with ABP * 1.
2. The tolerance of external frequency determıning resistors must be added to this figure.
3. T.C.R. of external frequency determining resistors must be added to this figure.
4. See Performance Curves for \(Q_{\text {max }}\) vs \(F\) curve.
5. \(Q\) stability varies with both the value of \(Q\) and the resonant frequency fo
6. See Performance Curves for full power response curve.
7. \(R_{F 1}=R_{F 2}<100 \mathrm{k} \Omega\) at low-pass output with unity gain.
8. Measured at the bandpass output with Q @ 50 over DC to 50 kHz .
9. The current required to drive RF1 and RF2 (external) as well as C1 and C2 must come from this current.
10. For supplies below \(\pm 10 \mathrm{~V}, \mathrm{Q}_{\text {max }}\) will decrease slightly; fiters will operate below \(\pm 5 \mathrm{~V}\).

MECHANICAL


\section*{PIN CONNECTIONS}
```

Pin 1-LOW-PASS OUTPUT
Pin 2-FILTER INPUT 3
PIn 3-FILTER INPUT 2
PIn 4-AUXILIARY AMP + INPUT
Pin 5-AUXILIARY AMP - INPUT
PIn 6-AUXILIARY AMP OUTPUT
PIn 7-BANDPASS OUTPUT
Pin 8-FREQUENCY ADJUST
Pin 9-NEGATIVE SUPPLY
Pin 10-positive SUPPLY
Pin 11-COMMON
PIn 12-FILTER INPUT 1
PIn 13-HIGH-PASS OUTPUT
Pin 14-FREQUENCY ADJUST

```

\section*{TYPICAL PERFORMANCE CURVES}


\section*{DESIGN PROCEDURE SUMMARY}

This summary gives the design steps for the proper application of UAF41s and for the selection of the external components. More detailed information on filter theory pertinent to some of the steps can be found in the reference sources listed on last page.

\section*{DESIGN STEPS:}
1. Choose the type of function (low-pass, bandpass, etc.), type of response (Butterworth, Bessel, etc.), number of poles, and cutoff frequency based on the particular application.
If the transfer function is band-reject see Band-Reject Transfer Function before proceeding to step 2.
2. Determine the normalized low-pass filter parameters ( \(f_{n}\) and \(Q\) ) based on the type of response and number of poles selected in step 1. See Normalized Low-Pass Parameters.
3. If the actual response desired is low-pass go to step 4. For other responses a transformation of variables must be made (low-pass to bandpass or low-pass to high-pass). See Low-Pass Transformation.
4. Determine the actual (denormalized) cutoff frequency, \(f_{o}\), by multiplying \(f_{n}\) by the actual desired cutoff frequency. See Denormalization of Parameters.
5. Pick the desired UAF configuration (noninverting, inverting or bi-quad) see Configuration Selection Guide and UAF41 Configuration and Design Equations.
6. Decide whether to use design equations " \(A\) " or " \(B\) ". See Design Equations "A" and "B".
7. Calculate \(R_{F 1}\) and \(R_{F 2}\). See Natural Frequency and UAF Configurations and Design Equations.
8. Determine \(Q_{p}\). See \(Q_{p}\) Procedure.
9. Select the desired gain for each UAF and calculate the corresponding \(R_{G}\) and \(R_{Q}\). See Gain (A) and UAF41 Configurations and Design Equations.

\section*{NORMALIZED LOW-PASS PARAMETERS}

Usual active filter design procedure involves using normalized low-pass parameters. Table I is provided to assist in this step for the more common filter responses. Table II is a BASIC program which allows \(f_{n}\) and \(Q\) to be calculated for any desired ripple and number of poles for the Chebyschev response. Consult the reference on last page for other information.
Note that for bandpass and high-pass filters, complex conjugate pole pairs in the actual filter correspond to single poles in the normalized low-pass model. Thus four poles in Table I would correspond to four-pole pairs (eight poles) in a bandpass or high-pass filter.

Filters with an odd number of poles show one \(f_{n}\) with no corresponding \(\mathbf{Q}\) value. This represents a simple RC network that is required for odd pole filters. This RC network with a cutoff frequency equal to \(f_{n}\) times the overall filter cutoff frequency should be placed in series with the first UAF two-pole section. The uncommitted internal op amp with an external \(R C\) network can be used for this purpose.

The cutoff frequency determined by the Table I filter parameters is (1) the -3 dB frequency of the Butterworth response and of the Bessel response and (2) the frequency at which the amplitude response of the Chebyschev filters passes through the maximum ripple band (to enter the stop band). A filter that is designed as a low-pass filter will not give the corresponding response as a band-pass filter.

TABLE I. Low-Pass Filter Parameters.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{NUMBER OF POLES} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{BUTTERWORTH}} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{BESSEL}} & \multicolumn{4}{|c|}{CHEBYSCHEV} \\
\hline & & & & & \multicolumn{2}{|l|}{0.5 dB RIPPLE} & \multicolumn{2}{|l|}{2dB RIPPLE} \\
\hline & fn(1) & , Q & fn (1) & Q & \(\mathrm{fn}(2)\) & Q & \(\mathrm{fn}(2)\) & Q \\
\hline 2 & 1.0 & 0.70711 & 1.2742 & 0.57735 & -1.23134 & 0.86372 & 0.907227 & 1.1286 \\
\hline \multirow[t]{2}{*}{3} & 1.0 & --- & 1.32475 & -- & 0.626456 & -- & 0.368911 & - \\
\hline & 1.0 & 1.0 & 1.44993 & 0.69104 & 1.068853 & 1.7062 & 0.941326 & 2.5516 \\
\hline \multirow[t]{2}{*}{4} & 1.0 & 0.54118 & 1.43241 & 0.52193 & 0.597002 & 0.70511 & 0.470711 & 0.9294 \\
\hline & 1.0 & 1.3065 & 1.60594 & 0.80554 & 1.031270 & 2.9406 & 0.963678 & 4.59388 \\
\hline \multirow[t]{3}{*}{5} & 1.0 & ---- & 1.50470 & --- & 0.362320 & - - - - & 0.218308 & -- \\
\hline & 1.0 & 0.61805 & 1.55876 & 0.56354 & 0.690483 & 1.1778 & 0.627017 & 1.77509 \\
\hline & 1.0 & 1.61812 & 1.75812 & 0.91652 & 1.017735 & 4.5450 & 0.97579 & 7.23228 \\
\hline \multirow[t]{3}{*}{6} & 1.0 & 0.51763 & 1.60653 & 0.51032 & 0.396229 & 0.68364 & 0.31611 & 0.9016 \\
\hline & 1.0 & 0.70711 & 1.69186 & 0.61120 & 0.768121 & 1.8104 & 0.730027 & 2.84426 \\
\hline & 1.0 & 1.93349 & 1.90782 & 1.0233 & 1.011446 & 6.5128 & 0.982828 & 10.4616 \\
\hline \multirow[t]{4}{*}{7} & 1.0 & ---- & 1.68713 & - - - & 0.256170 & --- - & 0.155410 & \\
\hline & 1.0 & 0.55497 & 1.71911 & 0.53235 & 0.503863 & 1.0916 & 0.460853 & 1.64642 \\
\hline & 1.0 & 0.80192 & 1.82539 & 0.66083 & 0.822729 & 2.5755 & 0.797114 & 4.11507 \\
\hline & 1.0 & 2.2472 & 2.05279 & 1.1263 & 1.008022 & 8.8418 & 0.987226 & 14.2802 \\
\hline \multirow[t]{4}{*}{8} & 1.0 & 0.50980 & 1.78143 & 0.50599 & 0.296736 & 0.67657 & 0.237699 & 0.89236 \\
\hline & 1.0 & 0.60134 & 1.83514 & 0.55961 & 0.598874 & 1.6107 & 0.571925 & 2.5327 \\
\hline & 1.0 & 0.89998 & 1.95645 & 0.71085 & 0.861007 & 3.4657 & 0.842480 & 5.58354 \\
\hline & 1.0 & 2.5629 & 2.19237 & 1.2257 & 1.005984 & 11.5305 & 0.990142 & 18.6873 \\
\hline
\end{tabular}
(1) -3 dB Frequency
(2) I-requency at which amplitude response passes through the ripple hand.

\section*{NORMALIZED LOW-PASS CHEBYSCHEV}

Table II gives a BASIC program for the determination of \(f_{n}\) and \(Q\) for a general normalized Chebyschev low-pass filter of any ripple and number of poles. Program inputs are the number of poles \((\mathrm{N})\) and the peak-to-peak ripple (R). Program outputs are \(f_{n}\) and \(Q\), which are used exactly as the values taken from Table \(I\).

\section*{BAND-REJECT TRANSFER FUNCTION}

The band-reject is achieved by summing the high-pass
and low-pass UAF outputs. Either of the configurations in Figures 3 and 4 can be used to provide the band-reject function if they are used as shown in Figure 2.
The \(15 \mathrm{k} \Omega\) resistor is adjusted for maximum rejection. The circuit in Figure 2 is applicable when using design equations " \(A\) " \(\left(A_{L P}=A_{H P}\right)\). When design equations " \(B\) " are used ( \(A_{L P}=10 A_{H P}\) ), the resistor at pin 1 must be 10 times the resistor at pin 13 to obtain equal pass-band gains above and below \(f_{n}\).
In either case, the four external UAF resistors ( \(\mathrm{R}_{\mathrm{G}}, \mathrm{R}_{\mathrm{Q}}\), \(R_{F 1}\) and \(R_{F 2}\) ) should be calculated for \(f_{o}\) and \(Q\) of the
band-reject filter desired and for \(A_{L P}\) to equal the desired pass-band gain. An input constraint is that the input voltage times \(A_{B P}\) must not exceed the rated peak-to-peak voltage of the bandpass output, or clipping will result. Note that the band-reject function is suitable only for a single UAF section. In a multi-section filter the inputs to successive stages are "preconditioned" by the preceding stages.

TABLE II. Low-Pass Chebyschev Program.
110 REM THIS IS A MORMALIZED LDW-PASS CHEBYSCHEV PRDGRAM
120 REM BY BARRY A. EHRMAN
130 PRINT "MORMPLLIZED CHEBYSCHEV"
140 PRINT "LDW-PASS FILTER*
150 PRINT
160 PRINT "BY BARRY A. EMRMAN"
170 PRIMT
170 PRINT
180 PRINT
180 PRINT
185 PI \(=3.1415927\)
190 PRINT "NUMBER DF PDLES?*
190 PRINT
200 INPUT N
200 INPUT
210 PRINT
220 PRINT -PERK-TO -PEAK RIPPLE IN DB?*
230 INPUT R
230 INPUT R
250 A=SQR (EXP (R/4.3429448)-1)
\(260 \mathrm{~B}=1 / \mathrm{A}\)
270 AN=LDG \(\left\langle B+\operatorname{SOR}\left(B^{\wedge} 2+1\right)\right)\)
280 ANI=AN/N
280 AN=AN/N
290 L=INT (N/2)
290 L=INT (N/2)
\(300 \mathrm{~J}=\mathrm{INT}(\langle N+1) / 2\)
300 J=INT \((\langle N+1) / 2)\)
310 FOR \(K=1 T 0\),
310 FDR K=1 TDJ
\(32 \cap\) RP \(=(\) (EXP (AN) -EXP \((-A N)) / 2) \bullet S I N(P I \bullet((2 \oplus K)-1) /(2 * N))\)
\(330 \times 1 P=(\langle E X P\) (AN) +EXP (-AN) ) \(/ 2) \bullet C O S(P I \bullet((2 \bullet K)-1)<(2 \bullet N)\rangle\)
340 WH=SOR (RP^ \(2+X I P \wedge 2)\)
\(350 \mathrm{Q}=\mathrm{UN} /(2 * R P)\)
360 IF \(L<>J\) AND \(K=J\) THEN 410
370 PRINT FFN=-\&NH
380 PRINT OQ = - 30
390 PRINT
400 GOTO 430
410 PRINT FFN = - : WN
420 PRINT "Q = RC PDLE *
430 NEXT K
440 END


\section*{OFFSET ERROR ADJUSTMENT}

DC offset errors will be minimized by grounding pin 3 through a resistor equal to \(1 / 2\) the value of \(R_{F_{1}}\) or \(R_{F 2}\). The DC offset adjustment shown here may be used if required.

Offset errors will increase with increases in \(\mathbf{R}_{\mathrm{F}}\).


\section*{LOW-PASS TRANSFORMATION}

\section*{LOW-PASS TO HIGH-PASS}

The following simple transformation may be used. for high-pass filters:
\[
\begin{aligned}
& \mathrm{f}_{\mathrm{n}} \text { (high-pass) }=\frac{1}{\mathrm{f}_{\mathrm{n}} \text { (low-pass) }} \\
& \mathrm{Q} \text { (high-pass) }=\mathrm{Q} \text { (low-pass) }
\end{aligned}
\]

\section*{LOW-PASS TO BANDPASS}

The low-pass to bandpass transformation to generate \(f_{n}\) (bandpass) and Q (bandpass) is much more complicated. It is tedious to do by hand but can be accomplished with the BASIC program given in Table III. This program automates the transformation
\(s=p / 2 \pm \sqrt{(p / 2)^{2}-1}\).
TABLE III. Low-Pass to Bandpass BASIC Transformation Program. (See last page of this PDS).

\section*{PROGRAM INPUTS:}
1. \(f_{n}\)-From Table I for the low-pass filter of interest
2. Q - From Table I
3. \(Q_{B P}\) - Desired \(Q\) of the bandpass filter

For filters with an odd number of poles a \(Q\) of 0.5 should be used where \(\mathbf{Q}\) is not given in Table I. Enter \(10^{5}\) for \(\mathbf{Q}\) when transforming zeros on the imaginary axis.
The program transforms each low-pass pole into a bandpass pole pair. Thus a three-pole low-pass input, would result in the pole positions for a three-pole pair bandpass filter requiring three UAF stages.

\section*{DENORMALIZATION OF PARAMETERS}

Table I shows filter parameters for many 2- to 8-pole normalized low-pass filters. The \(Q\) and the normalized undamped natural frequency, \(f_{n}\) for each two-pole section are shown. The Q values do not have to be denormalized and may be used directly as described in the Design Procedure Summary. \(f_{n}\) must be denormalized by multiplying it by the desired cutoff frequency of the actual overall filter to obtain the required frequency, \(\mathrm{f}_{\mathrm{o}}\) for the design formulas. As an example, consider a 4-pole low-pass Bessel filter with a cutoff frequency of 1000 Hz . The first stage would be designed to an \(f_{o}\) of 1432.41 Hz and \(\mathrm{a} Q\) of 0.52193 while the second stage would have an \(f_{o}\) of 1605.94 Hz and a \(Q\) of 0.80554 . To combine the two stages into the composite filter the low-pass output of the first stage (pin 1) would be connected to the input resistors \(\left(\mathrm{R}_{\mathrm{G}}\right)\) of the second stage.

\section*{DESIGN EQUATIONS "A" AND "B"}
1. For \(f_{o}\) below 8 kHz , either of equations " \(A\) " or " \(B\) " may be used.
2. For \(f_{o}\) above 8 kHz , equations " \(B\) " must be used. If equations " \(A\) " were used above 8 kHz , the filter could become unstable.
3. Equations " \(A\) " are for the UAF as it is supplied. When using equations " B ", a \(5.49 \mathrm{k} \Omega\) resistor must be placed in parallel with \(R_{2}\) (between pins 12 and 13).
4. The values of \(R_{F 1}\) and \(R_{F 2}\) calculated with equations " \(B\) " are approximately one-third of those calculated with equations " \(A\) ". Thus there may be an advantage in using equation " \(B\) " at low frequencies. Using equation " \(B\) " would require use of one more resistor, but that would not alter or affect filter performance in any manner.
5. Using the negative gain values for \(A_{L P}\) or \(A_{H P}\) or \(A_{B P}\) could result in the negative values for resistors \(R_{G}\) and \(\mathrm{R}_{\mathrm{Q}}\). So the absolute value of the gain should always be used in the equations.

\section*{GAIN (A)}
1. The gain \((\mathrm{V} / \mathrm{V})\) of each filter section is: \(A_{\text {LP }}\) - for low-pass output - gain at DC
\(A_{B P}\) - for bandpass output - gain at \(f_{0}\)
\(\mathbf{A}_{H P}\) - for high-pass output - gain at high frequencies.
2. Refer to Performance Curves for full power response.

When selecting the gain, insure that the limits of the curve are not exceeded for the desired voltage range.

\section*{NATURAL FREQUENCY ( \(\mathrm{f}_{\mathrm{o}}\) )}
1. \(\mathrm{f}_{\mathrm{o}}\) for each one pole-pair bandpass filter is the center frequency ( \(f_{c}\) ). \(f_{C}\) is defined as \(f_{C}=\sqrt{f_{1} f_{2}}\) where \(f_{1}\) is the lower -3 dB point and \(\mathrm{f}_{2}\) is the upper -3 dB point of the pole pair response.
2. To obtain \(f_{0}\) below 100 Hz using practical resistor values, capacitors may be paralleled with C 1 and C 2 to reduce the size of \(R_{F 1}\) and \(R_{F 2}\). If capacitors are added in parallel,
\[
\begin{aligned}
& \text { in parallel, } \\
& R_{F 1}(\text { new })=R_{F 2} \text { (new) }=R_{F 1} \text { (old) } \frac{1000 \mathrm{pF}}{C+1000 \mathrm{pF}}
\end{aligned}
\]
where \(R_{F}\) (new) is the new lower value frequency resistor, C is the value of the two external capacitors placed across C1 and C2 (between pins 7 and 8 and pins 1 and 14 and \(R_{F l}\) (old) is the value calculated in the simplified design equations.

\section*{Q-FACTOR}
1. For bandpass filters \(Q=\frac{f_{o}}{3 d B \text { bandwidth }}\)
2. When designing low-pass filters of more than two poles, best, results will be obtained if the two pole sections with lower \(Q\) are followed by the sections with higher \(Q\). This will eliminate any possibility of clipping due to high gain ripple in high \(Q\) sections.
3. \(Q\) repeatability ( \(Q\) change from unit-to-unit) is typically \(\pm 5 \%\) for \(f_{0} Q\) products less than \(10^{4}\). The \(Q\) repeatability error increases as the \(f_{0} Q\) product increases to approximately \(\pm 10 \%\) for \(f_{0} Q\) products near \(10^{5}\).

\section*{Qp PROCEDURE}
1. If the " \(\mathrm{f}_{\mathrm{o}}\) times Q " product is greater than \(10^{5}\), it is possible for the measured filter \(Q\) to be different from the calculated value of \(Q\). This effect is the result of non-ideal characteristics of operational amplifiers. It can be compensated for by introducing the parameter \(Q_{p}\) into the design equations.
2. Calculate the \(f_{0} Q\) product for the filter. If the product is above \(10^{5} \mathrm{~Hz}\), locate the corresponding \(f_{o} Q_{P}\) product in the Performance Curves. Divide \(f_{o} Q_{p}\) by \(f_{o}\) to obtain \(Q_{p}\). Use \(Q_{P}\) as indicated in the design equations. For \(\mathrm{f}_{\mathrm{o}} \mathrm{Q}\) products below \(10^{5} \mathrm{~Hz}, \mathrm{Q}_{\mathrm{P}}=\mathrm{Q}\).

\section*{CONFIGURATION SELECTION GUIDE}

It is possible to configure the UAF41 three different ways. Each configuration produces features that may or may not be desirable for a specific application. This selection guide is given to assist in determining the most advantageous configuration for a particular application.
\begin{tabular}{|l|l|l|l|}
\hline & NONINVERTING INPUT & INVERTING INPUT & BI QUAD \\
\hline Outputs Available & BP, LP and HP & BP, LP and HP & BP and LP \\
\hline \begin{tabular}{l} 
Outputs Inverted with respect \\
to the Input
\end{tabular} & BP & HP and LP & BP and LP \\
\hline \begin{tabular}{l} 
Q \& Gain Independent of \\
Frequency Resistors?
\end{tabular} & Yes & Yes & No \\
\hline \begin{tabular}{l} 
Type of Q Variation \\
With Changes in \(R_{F}\)
\end{tabular} & Constant Q & Constant Q & \begin{tabular}{l} 
Constant \\
Bandwidth
\end{tabular} \\
\hline Other Advantages & \begin{tabular}{l} 
May eliminate one external \\
resistor (use internal \(R_{3}\) as \(\left.R_{G}\right)\)
\end{tabular} & \begin{tabular}{l}
\(R_{G}\) and \(R_{Q}\) are \\
small at high fre- \\
quencies. Easy \\
single-supply \\
operation.
\end{tabular} \\
\hline Parameter Limitations & \(2 \mathrm{Q}_{\mathrm{p}}\) - \(\mathrm{A}_{\mathrm{BP}}>1\) (Eqns. "A") \\
\(3.48 \mathrm{Q}_{\mathrm{p}}-\mathrm{A}_{\mathrm{BP}}>1\) (Eqns. "B")
\end{tabular}

Summary: The Bi-Quad filter is particulary useful as a bandpass filter if the filter bandwidth must be kept constant as the center frequency is varied. If \(Q\) must be kept constant (i.e., constant \(Q\) of a bandpass or maintaining a constant response of a low-pass or high-pass) one of the other two configurations should be used. The Bi-Quad also has the advantage that \(\mathbf{R}_{\mathbf{G}}\) and \(\mathbf{R}_{\mathbf{Q}}\) are smaller than with the other two configurations (this is especially useful at high frequencies). The noninverting input configuration has the advantage that for \(A_{B P}=1, R_{G}=50 \mathrm{k} \Omega\); therefore \(R_{3}\) (internal) may be used so that only three external resistors are needed ( \(\mathrm{R}_{\mathrm{Fl}}, \mathrm{R}_{\mathrm{F} 2}, \mathrm{R}_{\mathrm{Q}}\) ). For single supply operation of the UAF41 in bi-quad filters, bias pin 3 and pin 11 to \(1 / 2\) \(+V_{c c}\).

\section*{UAF41 CONFIGURATIONS AND DESIGN EQUATIONS}

NONINVERTING INPUT CONFIGURATION
SIMPLIFIED DESIGN BQUATIONS "A"
\[
\begin{aligned}
& \text { 1. } R_{F_{1}}=R_{F 2}=\frac{10^{9}}{\omega_{0}}=\frac{1.592 \times 10^{8}}{f_{0}} \\
& \text { 2 } A_{B P}=Q A_{L P}=Q A_{H P} \\
& \text { 3. } R_{G}=\frac{5.0 \times 10^{4} \mathrm{Q}}{A_{B P} Q_{P}} \\
& \text { 4 } R_{Q}=\frac{50 \times 10^{4}}{2 Q_{P}-\frac{A_{B P} Q_{P}}{Q}-1}
\end{aligned}
\]

SIMPLIFIED DESIGN EQUATIONS "B" \(\dagger\)
Must be used for \(f_{0}>\mathbf{8 k H z}\)
\(1 R_{F 1}=R_{F 2}=\frac{\sqrt{10 \times 1} \times 10^{8}}{\omega_{0}}=\frac{5.033 \times 10^{7}}{f_{0}}\)
\(2 A_{B P}=\frac{Q}{316} A_{L P}=3.16 Q A_{H P}\)
\(3 R_{G}=\frac{50 \times 10^{4} \mathrm{Q}}{A_{B P} Q_{P}}\)
4. \(R_{Q}=\frac{{ }_{B P} Q_{P}}{3.0 \times 10^{4}}\left(\frac{A_{B P} Q_{p}}{Q}-1\right)\)


FIGURE 3. Noninverting Input Configuration.

INVERTING INPUT CONFIGURATION
SIMPLIFIED DESIGN EQUATIONS "A"
1. \(\mathrm{R}_{\mathrm{F} 1}=\mathrm{R}_{\mathrm{F} 2}=\frac{10^{9}}{\omega_{0}}=\frac{1.592 \times 10^{8}}{\mathrm{f}_{0}}\)
\(2 \mathbf{A}_{B P}=Q_{P} A_{L P}=Q_{P} A_{H P}\)
3. \(\mathrm{R}_{\mathrm{G}}=\frac{5.0 \times 10^{4} \mathrm{Q}_{\mathrm{P}}}{\Lambda_{\mathrm{BP}}}\)
\(4 \mathrm{R}_{\mathrm{Q}}=\frac{5.0 \times 10^{4}}{2 \mathrm{Q}_{\mathrm{P}}+\Lambda_{B P}-1}\)
SIMPLIFIED design equations "B" \(\dagger\) Must be used for \(f_{0}>\mathbf{8 k H z}\)
1. \(R_{F 1}=R_{F 2}=\frac{\sqrt{10} \times 10^{8}}{\omega_{0}}=\frac{5.033 \times 10^{7}}{f_{0}}\)
2. \(A_{B P}=\frac{\mathrm{Q}_{\mathbf{P}}}{3.16} \mathrm{~A}_{\mathrm{LP}}=316 \mathrm{Q}_{\mathrm{P}} \mathrm{A}_{\mathrm{H} P}\)
3. \(R_{G}=\frac{158 \times 10^{4}}{A_{B P}} \mathrm{Q}_{\mathrm{P}}\)
\(4 \mathrm{R}_{\mathrm{Q}}=\frac{5.0 \times 10^{4}}{3.48 \mathrm{Q}_{\mathrm{P}}+\mathrm{A}_{\mathrm{BP}}-1}\)

SIMPLIFIED DESIGN EQUATIONS " \(A\) "
\(1 R_{F_{1}}=R_{F 2}=\frac{10^{9}}{\omega_{0}}=\frac{1.592 \times 10^{8}}{f_{0}}\)
\(2 \mathrm{~A}_{\mathrm{BP}}=\mathrm{Q} \mathrm{A}_{\mathrm{LP}}\)
\(3 \mathbf{R}_{\mathrm{Q}}=\mathrm{Q}_{\mathrm{P}} \mathbf{R}_{\mathrm{F}_{1}}\).
4. \(R_{G}=\frac{R_{Q}}{A_{B P}}\)

SIMPLIFIED DESIGN EQUATIONS "B" \(\dagger\)
\[
\text { Must be used for } f_{0}>\mathbf{8 k H z}
\]

1 \(R_{F 1}=R_{F 2}=\frac{\sqrt{10} \times 10^{8}}{\omega_{0}}=\frac{5.033 \times 10^{7}}{f_{0}}\)
\(2 \mathrm{~A}_{\mathrm{BP}}=316 \mathrm{QA}_{\mathrm{LP}}\)
3. \(\mathrm{R}_{\mathrm{Q}}=3.16 \mathrm{Q}_{\mathrm{P}} \mathrm{R}_{\mathrm{F}_{1}}\)
\(4 \mathrm{R}_{\mathrm{G}}=\frac{\mathrm{R}_{\mathrm{Q}}}{\mathrm{A}_{\mathrm{BP}}}\)

FIGURE 4. Inverting Input Configuration.

\section*{BI-QUAD CONFIGURATION}

FIGURE 5. Bi-Quad Configuration.

†To use equations "B" connect a \(5.49 \mathrm{k} \Omega\) resistor between pins 12 and 13 .
Equations " \(B\) " are also valid for frequencies below \(8 \mathbf{k ~ H z}\).

\section*{DETAILED TRANSFER FUNCTION EQUATIONS}

The following equations show the action of all the internal and external UAF41 filter components. They are not required for the regular design procedure but could be used if a detailed analysis is required.

NONINVERTING INPUT CONFIGURATION
1. \(\omega_{0}^{2}=\frac{R_{2}}{R_{1} R_{F 1} R_{F 2} C_{1} C_{2}}\)
2. \(\mathrm{Q}=\frac{1+\frac{\mathbf{R}_{4}\left(R_{G}+R_{Q}\right)}{R_{G} R_{Q}}}{1+\frac{R_{2}}{R_{1}}}\left(\frac{R_{2} R_{F_{1}} C_{1}}{R_{1} R_{F 2} C_{2}}\right)^{1 / 2}\)
3. \(Q A_{L P}=Q A_{H P}\left(\frac{R_{1}}{R_{2}}\right)=A_{B P}\left(\frac{R_{1} R_{F_{1}} C_{1}}{R_{2} R_{F 2} C_{2}}\right)^{1 / 2}\)
4. \(A_{L P}=\frac{1+\frac{R_{1}}{R_{2}}}{R_{G}\left(\frac{1}{R_{G}}+\frac{1}{R_{O}}+\frac{1}{R_{4}}\right)}\)
5. \(A_{H P}=\frac{R_{2}}{R_{1}} A_{L P}=\frac{1+\frac{R_{2}}{R_{1}}}{R_{G}\left(\frac{1}{R_{G}}+\frac{1}{R_{Q}}+\frac{1}{R_{4}}\right)}\)
6. \(\mathrm{A}_{\mathrm{BP}}=\frac{\mathrm{R}_{\mathbf{4}}}{\mathrm{R}_{\mathbf{G}}}\)

INVERTIMG INPUT CONFIGURATION
1. \(\omega_{0}^{2}=\frac{R_{2}}{R_{1} R_{F 1} R_{F 2} C_{1} C_{2}}\)
2. \(\left.Q=\left(1+\frac{R_{4}}{R_{Q}}\right) \frac{1}{\left(\frac{1}{R_{1}}+\frac{1}{R_{2}}+\frac{1}{R_{G}}\right.}\right)\left(\frac{R_{F_{1}} C_{1}}{R_{1} R_{2} R_{F 2} C_{2}}\right)^{1 / 2}\)
3. \(Q A_{L P}=Q A_{H P}\left(\frac{R_{1}}{R_{2}}\right)=A_{B P}\left(\frac{R_{1} R_{F 1} C_{1}}{R_{2} R_{F 2} C_{2}}\right)^{1 / 2}\)
4. \(\mathbf{A}_{\mathbf{L P}}=\frac{R_{1}}{\mathbf{R}_{\mathbf{G}}}\)
5. \(\boldsymbol{A}_{H P}=\frac{R_{2}}{R_{1}} A_{L P}=\frac{R_{2}}{R_{G}}\)
6. \(A_{B P}=\left(1+\frac{R_{4}}{R_{Q}}\right) \frac{1}{R_{G}\left(\frac{1}{R_{1}}+\frac{1}{R_{2}}+\frac{1}{R_{G}}\right)}\)

BI-QUAD CONFIGURATION
\(1 \omega_{0}^{2}=\frac{R_{2}}{R_{1} R_{F 1} R_{12} C_{1} C_{2}}\)
- \(2 \mathrm{Q}=\mathrm{R}_{\mathrm{Q}} \mathrm{C}_{2} \omega_{\mathrm{O}}\)
3. \(A_{B P}=\frac{Q A_{L P}}{\omega_{0} R_{F 2} C_{2}}=\frac{R_{Q}}{}\)

\section*{ACTIVE FILTER DESIGN EXAMPLES USING THE DESIGN PROCEDURE OUTLINED IN DESIGN STEPS SECTION.}

\section*{Example 1.}

It is desired to design a three-pole, 0.5 dB ripple, Chebyschev High-Pass Filter; the cutoff frequency \(f_{c}=\) 2 kHz , Gain \(\mathrm{A}_{\mathrm{HP}}=+1\).
Step 1.
The type of transfer function (high-pass), the type of response (Chebyschev), number of poles (3), and the cut off frequency ( \(f_{c}\) ) are chosen depending upon the particular application and are stated in the example.
Step 2.
Normalized low-pass filter parameters \(f_{n}\) and \(Q\) are obtained from Table I (or from program shown in Table II).

Complex Poles:
\(\mathrm{f}_{\mathrm{n}}=1.0688537\)
\(\mathrm{Q}=1.7062\)
Simple Pole:
\(\mathrm{f}_{\mathrm{n}}=0.626456\)
Step 3.
Now, since the actual response desired is high-pass, the low-pass to high-pass transformation must be made as previously discussed in Low-Pass Transformation.
\(f_{n}\) (high-pass) \(=\frac{1}{f_{n} \text { (low-pass) }}, Q_{H P}=Q_{L P}\)
\(\therefore\) For Complex Poles:
\(\mathrm{f}_{\mathrm{n}}=\frac{1}{1.068853}=0.935582\)
and \(Q=1.7062\)
For Simple Pole: \(f_{n}=\frac{1}{0.626456}=1.596281\)

\section*{Step 4.}

Now, determine the actual (denormalized) frequency. \(\mathrm{f}_{\mathrm{o}}=\mathrm{f}_{\mathrm{c}} \times \mathrm{f}_{\mathrm{n}}=2 \mathrm{kHz} \times \mathbf{0 . 9 3 5 5 8 2}=1871.2 \mathrm{~Hz}\)

Step 5.
Refer to the Configuration Selection Guide. Since the gain required is positive, the HP output is not inverted with respect to the input. Therefore, the noninverting input configuration must be selected. Note that the HP output is not available with the \(\mathrm{Bi}-\mathrm{Quad}\) configuration.

\section*{Step 6.}

Since \(\mathrm{f}_{0}<8 \mathrm{kHz}\), Equations " \(A\) " would be used.
Step 7.
For the Complex Poles Stage of the filter, using the equations " \(A\) ".
\(R_{F 1}=R_{F 2}=\frac{1.592 \times 10^{8}}{1871.2}=85.08 \mathrm{k} \Omega\)

Step 8.
\(\mathrm{f}_{\mathrm{o}} \mathbf{Q}=1871.2 \times 1.7062=3.19 \times 10^{3}\)
\(\therefore \mathrm{f}_{\mathrm{o}} \mathrm{Q}<10^{5}\)
\(\therefore \mathrm{Q}_{\mathrm{P}}=\mathrm{Q}=1.7062\)
Step 9.
\(\mathrm{A}_{\mathrm{BP}}=\mathrm{Q}_{\mathrm{P}} \times \mathrm{A}_{\mathrm{HP}}=1.7062 \times 1=1.7062\)
\(R_{G}=\frac{5.0 \times 10^{4} \times 1.7062}{1.7062 \times 1.7062}=29.3 \mathrm{k} \Omega\)
\(\mathbf{R}_{\mathrm{Q}}=\frac{5.0 \times 10^{4}}{2 \times 1.7062-1.7062-1}=70.8 \mathrm{k} \Omega\)
The above obtained resistor values are for the complex pole pair of the first stage of the required active filter. The simple pole obtained as outlined below, using the uncommitted op amp in the UAF41 makes the second stage of the required filter.

For the simple pole \(f_{n}\) was obtained in step 3 .
\(\mathrm{f}_{\mathrm{n}}=1.596281\)
The actual (denormalized) frequency \(=f_{c} \times f_{n}\)
\(=2 \mathrm{kHz} \times 1.596281=3192.6 \mathrm{~Hz}\)
Now, \(\mathrm{f}=\frac{1}{2 \pi \mathrm{RC}}\)
\(\therefore \mathrm{RC}=\frac{1}{2 \pi \mathrm{f}}=\frac{1}{2 \pi \times 3192.6}=4.9851 \times 10^{-5}\)

Choosing \(\mathrm{C}=2200 \mathrm{pF}\) (or any convenient value),
\(\mathrm{R}=\frac{4.9851 \times 10^{-5}}{2200 \times 10^{-12}}=22.66 \mathrm{k} \Omega\)
Note:
R and/or C may be chosen in any convenient manner to obtain the desired RC product.
The overall circuit for the required filter is shown below:


FIGURE 6. Overall Circuit - Example 1.

\section*{Example 2.}

It is desired to design a 4-pole Butterworth, Bandpass Filter, with \(Q=25, f_{c}=19 \mathrm{kHz}\) and \(A_{B P}=1\).
Using the computer program shown in Table III, the following values of \(f_{n}\) and \(Q\) are obtained.
\[
\mathrm{f}_{\mathrm{n}}=1.0142435, \mathrm{Q}=35.36541
\]
and
\[
f_{n}=0.9859565, Q=35.35886
\]

Using the above shown values of \(Q\) and \(f_{n}\), we now will proceed to design the two stages of filter separately. Composite gain will be \(\leq 1\). Any one of the three configurations shown in the Configuration Selection Guide can be used. We will select the noninverting input configuration.

For Stage 1.
\(\mathrm{f}_{\mathrm{o}}=19 \mathrm{kHzx} \mathrm{f}_{\mathrm{n}}=19 \mathrm{kHz} \times 1.0142435=19270.6 \mathrm{~Hz}\)
Since \(f_{o}>8 \mathrm{kHz}\), equations " \(B\) " would be used.
\(\mathbf{R}_{\mathrm{F} 1}=\mathbf{R}_{\mathrm{F} 2}=\frac{5.033 \times 10^{7}}{19270.6}=2.6118 \mathrm{k} \Omega\)
\(\mathrm{f}_{\mathrm{o}} \mathrm{Q}=19270.6 \times 35.36541=6.815136 \times 10^{5}\)
Since \(f_{o} Q \gg 10^{5}\), locate the corresponding \(f_{o} Q_{P}\) from the Performance Curves.

Divide \(f_{o} Q_{p}\) by \(f_{o}\) to obtain \(Q_{p}\).
Thus \(\mathrm{Q}_{\mathrm{P}}=48.78\)
\(R_{G}=\frac{5.0 \times 10^{4} \times 35.36541}{1 \times 48.78}=36.25 \mathrm{k} \Omega\)
\(\mathrm{R}_{\mathrm{Q}}=\frac{5.0 \times 10^{4}}{3.48 \times 47.78-\frac{48.78}{35.37}-1}=298.7 \Omega\)

\section*{For Stage 2.}

Following the same procedure as shown for Stage 1 above, the values shown below are obtained.
\(\mathrm{f}_{\mathrm{o}} \mathrm{Q}=6.624 \times 10^{5}\), using the Performance Curves;
\(Q_{P}=48.04\)
\(R_{F 1}=R_{F 2}=2.6867 \mathrm{k} \Omega\)
\(\mathbf{R}_{\mathbf{G}}=\mathbf{3 6 . 8 k} \Omega\)
and \(R_{Q}=303.4 \Omega\)
The overall circuit for the required filter is shown below.


FIGURE 7. Overall Circuit - Example 2.

\section*{Example 3.}

It is desired to design a 5-pole Bessel, Low-Pass Filter with \(\mathrm{f}_{\mathrm{c}}=3.3 \mathrm{kHz}\) and \(\mathrm{A}_{\mathrm{LP}}=1\).
From Table \(I\) the following values of \(f_{o}\) and \(Q\) are obtained.
Complex Poles:
\(\mathrm{f}_{\mathrm{n}}=1.55876\)
\(\mathrm{Q}=0.56354]\)
\(\mathrm{f}_{\mathrm{n}}=1.75812\)
\(\mathrm{Q}=0.91652\) ]
Simple Pole:
\(\mathrm{f}_{\mathrm{n}}=1.50470\)

Using the above shown values of \(f_{n}\) and \(Q\), we now will proceed to design the three stages of filter separately.
Any one of the three configurations can be used. We will select inverting configuration.

\section*{For Stage 1}
\(\mathrm{f}_{\mathrm{o}}=3.3 \mathrm{kHz} \times \mathrm{f}_{\mathrm{n}}=3.3 \mathrm{kHz} \times 1.55876=5144 \mathrm{~Hz}\)
Since \(\mathrm{f}_{\mathrm{o}}<8 \mathrm{kHz}\), equations " \(A\) " would be used.
\(R_{F 1}=R_{F 2}=\frac{1.592 \times 10^{8}}{5144}=30.95 \mathrm{k} \Omega\)
\(\mathrm{f}_{\mathrm{o}} \mathrm{Q}=5144 \times 0.56354=2.9 \times 10^{3}\)
\(\mathrm{f}_{\mathrm{o}} \mathrm{Q}<10^{5}, \therefore \mathrm{Q}_{\mathrm{P}}=\mathrm{Q}=0.56354\)
\(A_{B P}=Q_{P} A_{L P}=0.56354 \times 1=0.56354\)
\(R_{G}=\frac{5 \times 10^{4} \times 0.56354}{0.56354}=50 \mathrm{k} \Omega\)
\(R_{Q}=\frac{5 \times 10^{4}}{2 \times 0.56354+0.56354-1}=72.4 \mathrm{k} \Omega\)

\section*{For Stage 2.}
\(\mathrm{f}_{\mathrm{o}}=3.3 \mathrm{kHz} \times \mathrm{f}_{\mathrm{n}}=3.3 \mathrm{kHz} \times 1.75812=5802 \mathrm{~Hz}\)
Since \(f_{o}>8 \mathrm{kHz}\), equations " \(A\) " would be used.
\(R_{F 1}=R_{F 2}=\frac{1.592 \times 10^{8}}{5802}=27.44 \mathrm{k} \Omega\)
\(\mathrm{f}_{\mathrm{o}} \mathrm{Q}=5802 \times 0.91652=5.32 \times 10^{3}\)
\(\mathrm{f}_{0} \mathrm{Q}>10^{5}, \therefore \mathrm{Q}_{\mathrm{P}}=\mathrm{Q}=0.91652\)
\(A_{B P}=Q_{P} A_{L P}=0.91652 \times 1=0.91652\)
\(R_{G}=\frac{5 \times 10^{4} \times 0.91652}{0.91652}=50 \mathrm{k} \Omega\)
\(R_{Q}=\frac{5 \times 10^{4}}{2 \times 0.91652+0.91652-1}=28.58 \mathrm{k} \Omega\)

\section*{For Stage 3.}
\(\mathrm{f}=3.3 \mathrm{kHz} \mathrm{\times f} \mathrm{f}_{\mathrm{n}}=3.3 \mathrm{kHz} \times 1.50470=4966 \mathrm{~Hz}\)
For the simple pole,
\(\mathrm{RC}=\frac{1}{2 \pi \mathrm{f}}=\frac{1}{2 \pi \times 4966}=3.2049 \times 10^{-5}\)
3300 pF (or any convenient value)
\(R=\frac{3.2049 \times 10^{-5}}{3300 \times 10^{-12}}=9.71 \mathrm{k} \Omega\)
The overall circuit is shown below.


FIGURE 8. Overall Circuit - Example 3.


FIGURE 9. Using the UAF41 as an Oscillator.

\section*{USEFUL REFERENCES}
1. G.E. Tobey, J.G. Graeme and L.P. Huelsman, Operational Amplifiers: Design and Applications, (Chapter 8) McGraw Hill Book Co., 1971.
2. Yu Jen Wong, William E. Ott, Function Circuits: Design and Applications, (Chapter 6) McGraw Hill Book Co., 1976.
3. Richard W. Daniels, Approximation Methods for Electronic Filter Design, McGraw Hill Book Co., 1974.
4. Anatol I. Zverev, Handbook of Filter Synthesis, John Wiley and Sons Inc., New York, N.Y., 1967
5. Gabor C. Temes, Sanjit K. Mitra, Modern Filter Theory and Design, John Wiley and Sons, New York, N.Y., 1973

TABLE III. Low-Pass to Bandpass BASIC Transformation Program.
\begin{tabular}{|c|c|}
\hline 20 & INPUT "FN, Q, AND Q(BANDPASS)";F,Q,QBP \\
\hline 30 & \(Y=F * S Q R\left(1-\left(1 /\left(2^{*} Q\right)\right)^{\wedge} 2\right)\) \\
\hline 40 & \(X=-F /\left(2^{*} Q\right)\) \\
\hline 50 & \(\mathbf{P X}=\mathbf{X}: \mathbf{P Y}=\mathbf{Y}\) \\
\hline 60 & FOR I= 1 TO 2 \\
\hline 70 & SX=PX/(2*QBP) : \(S Y=P Y /\left(2^{*} Q B P\right)\) \\
\hline 80 & \(P X=(S X \wedge 2-S Y \wedge 2)-1: P Y=2 * S X * S Y\) \\
\hline 90 & T=ATN(PY/PX) \\
\hline 95 & \(T=T-3.1415926 \#\) \\
\hline 100 & IF T >0 THEN 120 \\
\hline 110 & T = 2*3.1415926\# + T \\
\hline 120 & \(T=T / 2\) \\
\hline 130 & \(A=S Q R(S Q R(P X \wedge 2+P Y \wedge 2)) * \operatorname{COS}(T)\) \\
\hline 140 & \(B=\operatorname{SQR}\left(\operatorname{SQR}\left(\mathrm{PX}^{\wedge} 2+\mathrm{PY}\right.\right.\) (2) \() *\) * \(\operatorname{SIN}(\mathrm{T})\) \\
\hline 150 & \(S X=S X+A: S Y=S Y+B\) \\
\hline 160 & \(F=S Q R\left(S X \wedge 2+S Y^{\wedge} 2\right)\) \\
\hline 170 & \(Q=-F /\left(2^{*} S X\right)\) \\
\hline 180 & PRINT "FN=";F;"Q=";Q \\
\hline 190 & IF \(Y=0\) THEN 220 \\
\hline 200 & \(P X=X: P Y=-Y\) \\
\hline 210 & NEXT I \\
\hline 220 & STOP \\
\hline 230 & END \\
\hline
\end{tabular}


\section*{HYBRID MICROCIRCUIT PEAK DETECTOR}

\section*{FEATURES:}
- STORES TRANSIENT VOLTAGES
- COMPLETELY SELF-CONTAINED
- ACCURATE TO \(\pm 0.01 \%\)
- LOW DROOP ERRORS
- SMALL DIP PACKAGE

\section*{DESCRIPTION}

The 4085 is a specialized sample/ hold amplifier that tracks an input signal until a maximum amplitude is reached. That maximum value is held at the analog output, and the digital Status output indicates that a peak has been detected. The unit can then be commanded to hold that value, ignoring additional peaks, or reset to a user-specified reference voltage. The 4085 detects positive-going peaks from -10 V to +10 V and is available in a hermetic metal package and a low-cost ceramic package. Three models are available, specified for temperature ranges 0 to \(+70^{\circ} \mathrm{C}(4085 \mathrm{KG}),-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) ( 4085 BM ), and \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) (4085SM).


International Airport Industrial Park - P.0. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

Specification at \(T_{A}=+25^{\circ} \mathrm{C}\) and \(\pm 15 \mathrm{VDC}\) and +5 VDC power supplies unless otherwise noted


NOTES
1 FSR = Full Scale Range, 20V for the 4085
2. Equation for droop. Droop \((\mathrm{mV} / \mathrm{msec})=\frac{100 \mathrm{pA} \times 2\left(\frac{\mathrm{~T}-25^{\circ} \mathrm{C}}{11}\right)}{3300 \mathrm{pF}+\mathrm{CEXT}^{(\mathrm{pF})}}\)

3 Charge Offset is the charge transferred from the holding capacitor when the 4085 is switched to the hold mode
4 Any circuitry connected to the reference pin should be capable of sinking the desired discharge current of the internal 3300pF holding capacitor plus any external capacitor The discharge current range is the current limit imposed by an internal FET switch it does not imply that the Idss of external circuitry must be designed to limit current to this range
5. Logic Supply, pin 8, may be connected to higher supply voltages for operation with MOS or CMOS logic. Refer to "Operating Instructions"


\section*{TYPICAL PERFORMANCE CURVES}


\section*{THEORY OF OPERATION}

In the Peak Detect Mode(S1 closed, S2 open), the analog output tracks the analog input until a peak value is reached. When the input voltage falls below the magnitude of the peak voltage, CR1 becomes reversed biased, and the feedback loop between Al and A 2 is broken. At this point, the status output transistor turns on and the magnitude of the peak voltage is held on the analog output. In the Hold Mode (S1 open, S2 open), the current charging path from the output of A1 to the capacitor is opened. The output voltage is equal to the voltage stored
in the capacitor even though the input voltage may become larger than the peak voltage. In the Reset Mode ( S 1 open, S 2 open), the voltage on the capacitor will charge to whatever voltage is applied to the reference voltage input. If both S1 and S2 are closed at the same time, the output of Al will be connected to the reference voltage input through a low impedance. This represents an illegal mode of operation, but will cause no damage to the unit.



FIGURE 2. Timing Diagram For Peak-Detect Operation.

\section*{OPERATING INSTRUCTIONS}

\section*{OFFSET VOLTAGE ADJUSTMENT}

The \(\pm 2 \mathrm{mV}\) input offset voltage of the 4085 may be nulled to zero by using the circuit shown in Figure 3. With the 4085 in the Peak Detect Mode (logic input A="1", logic input \(\mathrm{B}=\) " 0 ") apply zero volts to pin 1 . Adjust the potentiometer until the output voltage is zero volts. Disconnect pin 12 after adjustment is made.


FIGURE 3. Offset Adjust Circuit.

\section*{POWER SUPPLY CONSIDERATIONS}

The 4085 will operate as specified with power supplies from \(\pm 8 \mathrm{VDC}\) to \(\pm 18 \mathrm{VDC}\). To minimize noise pickup, the supply inputs should be decoupled with \(1 \mu \mathrm{~F}\) tantalum capacitors located physically close to the unit.

\section*{DIGITAL INPUTS AND LOGIC SUPPLY}

The digital inputs may be driven with TTL or CMOS logic. Pin 8 should be tied to the logic supply. The logic supply voltage ( \(\mathrm{V}_{\mathrm{L}}\) ) may also be provided by connecting pin 8 through a resistor of value \(\mathrm{R}(\mathrm{k} \Omega)=1.67\left(\mathrm{~V}_{\mathrm{cc}}\right.\) \(\left.-\mathrm{V}_{\mathrm{L}}\right) / \mathrm{V}_{\mathrm{L}}\) to the \(+\mathrm{V}_{\mathrm{CC}}\left(\mathrm{V}_{\mathrm{CC}} \geqslant \mathrm{V}_{\mathrm{L}}\right)\). The logic threshold voltage is equal to \(0.4 \mathrm{~V}_{\mathrm{E}}-0.7 \mathrm{~V}\).

\section*{INPUT FREQUENCY BANDWIDTH LIMITING}

It is recommended that the input bandwidth be limited as much as possible by an RC section such as that shown in Figure 4. This is to limit noise spikes at the input that may cause erroneous readings. If detecting large pulse heights, a \(5 \mu \mathrm{sec}\) time constant should be used. This will not degrade acquisition time or tracking accuracy for frequencies up to 500 Hz . For input frequencies greater than 500 Hz , a smaller time constant may be used.


FIGURE 4. Input Bandwidth Limiting.

\section*{STATUS OUTPUT CHARACTERISTICS}

The open-collector, open-emitter output transistor is a small signal, medium speed switching transistor similar to a 2 N 2222 . To facilitate driving a variety of devices, the configuration of the status output has been left to the user's discretion.

The internal comparator shown in the block diagram (Figure 1) has an output characteristic as follows. Input signal track: \(Z_{\text {out }} \approx \infty\); peak hold: \(V_{\text {out }}=+V_{\text {CC }}-0.5 \mathrm{~V}\).
Several configurations are illustrated in Figures 5, 6, and 7. "Inverting" means logic " 0 " = peak has been detected.
"Noninverting" means logic " 1 " = peak has been detected.


FIGURE 5. Inverting TTL (CMOS) Status Output.


FIGURE 6. Noninverting TTL Status Output.


FIGURE 7. Noninverting CMOS Status Output.

\section*{DESIGNING IN HYSTERESIS}

It may be desirable in some situations to have hysteresis in the circuit such that small peaks will not be detected, eliminating jitter in the Status output. This is possible through external components connected as shown in Figure 8. After a peak is detected, the input voltage must be slightly greater (determined by R1/R2) than the previous peak to cause the output to resume tracking the input. This hysteresis voltage is expressed by:
\[
V_{H}=\frac{\left(V_{\text {in }}-V_{E}-0.9 V\right) R 1}{R 1+R 2}
\]

The emitter voltage of the status transistor should be tied to a voltage sufficiently lower than the lowest expected peak to allow proper operation.


FIGURE 8. Hysteresis.

\section*{APPLICATIONS}

\section*{PEAK CATCHER}

This circuit detects and holds the first peak it encounters. After the first peak is detected, it automatically is switched to the Hold Mode. To reset the circuit for catching another peak, a \(10 \mu \mathrm{sec}\) or longer positive logic pulse should occur at the Release Input. This will reset the peak detector to the desired voltage and put it in the peak-detect mode.


FIGURE 9. Peak Catcher.

\section*{NO-RIPPLE, FAST-SETTLING RMS-DC CONVERTER}

If a waveform is known, the rms value of the signal may be computed from the peak value. In this circuit, the rms value is computed by the output amplifier from the peak value held by the 4085 . The output in the circuit shown is updated manually. It may be updated automatically by replacing the switch circuit with an oscillator plus timing logic.


FIGURE 10. RMS-DC Converter.

\section*{INTERFACING TO A/D CONVERTER}

Interfacing to an A/D converter is straightforward. The gating of the A/D converter command allows a conversion only if a peak has been detected and permits completion of each conversion. If a peak occurs while the A/D is converting, it will not be detected.


FIGURE 11. A/D Converter Interface.
PEAK-TO-PEAK DETECTOR
Figure 12 shows a circuit that will display the peak-topeak voltage of an input waveform. The Status Output indicates that both positive and negative peaks have been detected and that the output is valid. The resistors around A3 should be matched to insure good common-mode rejection.


FIGURE 12. Peak-to-Peak Detector.

\section*{REFERENCE VOLTAGE}

In the Reset Mode the voltage applied to pin 13 places an initial charge on the holding capacitor at the input to A2 (see Figure 1). This threshold voltage may be any value between positive and negative 10 volts. For most applications pin 13 will be tied to power supply common. This sets \(V_{\text {Ref }}\) to 0 volts. The 4085 will then capture peaks greater than 0 volts.
Pin 13 must be connected to either power supply common or to a user-specified reference voltage. If this connection is not made the 4085 will appear to have excessive droop.


\section*{WINDOW COMPARATOR}

\section*{FEATURES}
- ADJUSTABLE LIMITS FOR "HIGH", "LOW", AND "GO"
- UP TO 200mA LOAD CAPABILITY (each output)
- INPUT PROTECTION

\section*{DESCRIPTION}

Model 4115/04 is a hybrid IC window comparator in a double width DIP. The unit has three inputs - one for a voltage that sets the upper limit, another for a voltage that sets the lower limit, and a signal input. There are three mutually exclusive outputs - HIGH, LOW and GO. When an output is ON it will sink up to 200 mA of current. This input diode protected device is designed to work with input voltages of up to \(\pm 10 \mathrm{VDC}\), and will not be harmed by voltages to \(\pm 15 \mathrm{VDC}\). The \(4115 / 04\) will drive a variety of loads including lamps, relays, MOS circuitry, and high noise immunity logic as well as DTL and TTL devices.

\section*{INSTALLATION}

Separate connections should be made from each power supply common (+15VDC, -15VDC and \(\mathrm{V}_{\mathrm{K}}\) ) to the 4115/04 common (pin 8).
To avoid unwanted pickup or chattering it may be necessary to include bypass capacitors from the \(\pm 15\) VDC supply pins ( 13 and 14 ) to the module common pin (8).

\section*{APPLICATIONS}
- PRODUCTION LINE TESTING
- TEMPERATURE CONTROLS
- INDUSTRIAL ALARMS
- LEVEL DETECTORS/CONTROLS


Model 4115/04 Transfer Characteristics.

\section*{ELECTRICAL SPECIFICATIONS}
\begin{tabular}{|c|c|c|}
\hline MODEL & 4115/04 & Units \\
\hline \begin{tabular}{l}
INPUT \\
All Inputs Maximum Safe Input
\end{tabular} & \[
\begin{gathered}
\pm 10 \mathrm{~V} \text { into } 6 \mathrm{k} \Omega(\mathrm{~min}) \\
\pm 15
\end{gathered}
\] & V \\
\hline \begin{tabular}{l}
ACCURACY \\
D.C. Resolution (min) \\
Voltage Offset (referred to input) \\
at \(25^{\circ} \mathrm{C}\) (max) \\
vs Temperature (max) \\
Over Temperature Range (max) \\
vs Power Supply \\
Switching Speed \\
Total Switching Tıme at 30 mV Overdrive
\end{tabular} & \[
\begin{gathered}
\pm 0.2 \\
\\
\pm 2 \\
\pm 30 \\
\pm 7 \\
\pm 50 \\
\\
\\
300
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{m} \mathbf{V} \\
\mathrm{mV} \\
\mu \mathbf{V} /{ }^{\circ} \mathbf{C} \\
\mathrm{mV} \mathbf{V} \\
\mu \mathrm{~V} / \mathrm{V} \\
\boldsymbol{\mu \mathrm { sec }}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
OUTPUT \\
Impedance to COMMON from all Outputs \\
OFF state \\
ON state \\
Load Supply Voltage ( \(\mathrm{V}_{\mathrm{R}}\) ) \\
Load Current \\
Steady State \\
Transient (absolute maxımum) \\
1 Second Duration \\
Saturation Voltage ( \(\mathbf{V}_{\mathbf{( t}}\) ) (max) \\
at 200 mA
\end{tabular} & \[
\begin{gathered}
>1 \\
3 \\
0 \text { to }+30 \\
+200 \\
+400 \\
\\
0.7
\end{gathered}
\] & \begin{tabular}{l}
\(M \Omega\) \\
\(\Omega\) \\
v \\
mA \\
mA \\
v
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Rated Specifications Derated Performance Storage
\end{tabular} & \[
\begin{gathered}
-25 \text { to }+85 \\
-40 \text { to }+85 \\
-55 \text { to }+100
\end{gathered}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLY REQUIREMENTS \\
Rated Supply Voltage \\
Derated Performance \\
Quiescent Drain (max)
\end{tabular} & \[
\begin{gathered}
\pm 15 \\
\pm 12 \text { to } \pm 18 \\
\pm 30
\end{gathered}
\] & VDC VDC mA \\
\hline
\end{tabular}

To achieve best results use stable quiet reference sources and drive signal input from low impedance source. Noise and drift in input sources readily masks the inherently high resolution of the device.

\section*{MECHANICAL SPECIFICATIONS}


WEIGHT 024 oz ( 6.80 grams)
MATERIAL Black Exoxy
PIN Pin material and plating composition conform to Method 2003 (solderability) of Mil-Std-883 (except paragraph 3 2)
CONNECTOR Fits any commercial dual-in-line connector

\section*{LOGARITHMIC AMPLIFIER}

\section*{FEATURES}

\section*{- ACCEPTS INPUT VOLTAGES OR CURRENTS OF EITHER POLARITY \\ - WIDE INPUT DYNAMIC RANGE \\ 6 Decades of current \\ 4 Decades of voltage \\ - VERSATILE \\ Log, antilog, and log ratio capability \\ - SMALL SIZE \\ Double wide DIP \\ - LOW COST}

\section*{DESCRIPTION}

Packaged in a ceramic double wide DIP, the 4127 is the first hybrid logarithmic amplifier that accepts signals of either polarity from current or voltage sources. A special purpose monolithic chip, developed specifically for logarithmic conversions,
functions accurately for up to six decades of input current and four decades of input voltage. In addition, a newly developed current inverter and a precise internal reference allow pin programming of the 4127 as a logarithmic, log ratio, or antilog amplifier.
To further increase its versatility and reduce your system cost, the 4127 has an uncommitted operational amplifier in its package that can be used as a buffer, inverter, filter, or gain element.
The 4127 is available with initial accuracies (log conformity) of \(0.5 \%\) and \(1.0 \%\), and operates over an ambient temperature range of \(-10^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).
With its versatility and high performance, the 4127 has many applications in signal compression, transducer linearization, and phototube buffering. Manufacturers of medical equipment, analytical instruments, and process control instrumentation will find the 4127 a low cost solution to many signal processing problems.


\section*{SPECIFICATIONS}

ELECTRICAL

Typical specifications at \(+25^{\circ} \mathrm{C}\) with rated supplies unless otherwise noted.
\begin{tabular}{|c|c|c|}
\hline MODEL & 4127KG & 4127JG \\
\hline \multicolumn{3}{|l|}{ACCURACY(1), \% of FSR} \\
\hline Current Source Input. 1nA to 1 mA Voltage Input. 1 mV to 10 V & \[
\begin{aligned}
& \text { 0.5\% max } \\
& \text { 0.5\% max }
\end{aligned}
\] & 1\% max 1\% max \\
\hline \multicolumn{3}{|l|}{INPUT} \\
\hline Current Source Input, Pin 4 Current Source Input, Pin 7 Reference Current Input, Pin 2 Absolute Maxımum Inputs & \multicolumn{2}{|l|}{\[
\begin{gathered}
+1 \mathrm{nA} \text { to }+1 \mathrm{~mA} \\
-1 \mathrm{nA} \text { to }-1 \mathrm{~mA} \\
+1 \mu A \text { to }+1 \mathrm{~mA} \\
\pm 10 \mathrm{~mA} \text { or } \pm \text { Supply Volts }
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{OUTPUT} \\
\hline Voltage Current Impedance & \multicolumn{2}{|c|}{\[
\begin{gathered}
\pm 10 \mathrm{~V} \\
\pm 5 \mathrm{~mA} \\
10 \Omega
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{FREQUENCY RESPONSE} \\
\hline \begin{tabular}{l}
-3dB Small Signal at Current Input \\
of \(100 \mu \mathrm{~A}\) \\
of \(10 \mu \mathrm{~A}\) \\
of \(1 \mu \mathrm{~A}\) \\
of 100 nA \\
of 10 nA \\
Step Response to within \(\pm 1 \%\) of Final Value ( \(\mathrm{I}_{\mathrm{R}}=1 \mu \mathrm{~A}, \mathrm{~A}=5\) )
\end{tabular} & \multicolumn{2}{|c|}{\begin{tabular}{l}
90 kHz \\
50 kHz \\
5 kHz \\
250 Hz \\
80 Hz \\
10 msec
\end{tabular}} \\
\hline \multicolumn{3}{|l|}{STABILITY} \\
\hline ```
Scale Factor Drift ( \(\Delta \mathrm{A} /{ }^{\circ} \mathrm{C}\) )
Reference Current Drift ( \(\Delta_{\mathrm{I}}^{\mathrm{R}} /{ }^{\circ} \mathrm{C}\) )
Input Offset Current Drift ( \(\Delta \mathrm{I} /{ }_{\mathrm{s}}{ }^{\circ} \mathrm{C}\) )
Input Offset Voltage Drift
Accuracy vs. Supply Variation
    Reference Current
    Input Offset Voltage
Input Noise - Current Input
Input Noise - Voltage Input
``` & \multicolumn{2}{|l|}{\[
\begin{gathered}
\pm 0.0005 \mathrm{~A} /{ }^{\circ} \mathrm{C} \\
\pm 0.001 \mathrm{IR}_{\mathrm{R}}{ }^{\circ} \mathrm{C} \text { for } \mathrm{IR}_{\mathrm{R}} \geq 1 \mu \mathrm{~A} \\
\pm 0.003 \mathrm{IR} /{ }^{\circ} \mathrm{C} \text { for } 400 \mathrm{nA}<\mathrm{I}_{\mathrm{R}}<1 \mu \mathrm{~A} \\
10 \mathrm{pA} \text { at }+25^{\circ} \mathrm{C} \text {, Doubles Every } 10^{\circ} \mathrm{C} \\
\pm 10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\
\\
\pm 0001 \mathrm{I}_{\mathrm{R}} / \mathrm{V} \\
\pm 300 \mu \mathrm{~V} / \mathrm{V} \\
1 \mathrm{pA}, \mathrm{rms}, 10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz} \\
10 \mu \mathrm{~V}, \mathrm{rms}, 10 \mathrm{~Hz} \text { to } 10 \mathrm{kHz}
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{UNCOMMITTED OP AMP CHARACTERISTICS} \\
\hline Input Offset Voltage Input Bias Current Input Impedance Large Signal Voltage Gain Output Current & \multicolumn{2}{|c|}{\[
\begin{aligned}
& 5 \mathrm{mV} \\
& 40 \mathrm{nA} \\
& 1 \mathrm{M} \Omega \\
& 85 \mathrm{~dB} \\
& 5 \mathrm{~mA}
\end{aligned}
\]} \\
\hline \multicolumn{3}{|l|}{TEMPERATURE RANGE} \\
\hline Specification
Operating
Storage & \multicolumn{2}{|c|}{\[
\begin{gathered}
0^{\circ} \mathrm{C} \text { to }+60^{\circ} \mathrm{C} \\
-10^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\end{gathered}
\]} \\
\hline \multicolumn{3}{|l|}{POWER SUPPLY REQUIREMENTS} \\
\hline Rated Supply Voltages Supply Voltage Range Supply Current Drain at Quiescent, max at Full Load, max & \multicolumn{2}{|c|}{\[
\begin{gathered}
\pm 15 \mathrm{VDC} \\
\pm 14 \mathrm{VDC} \text { to } \pm 16 \mathrm{VDC} \\
\\
\pm 20 \mathrm{~mA} \\
\pm 26 \mathrm{~mA}
\end{gathered}
\]} \\
\hline
\end{tabular}

\section*{NOTE}

1 Log conformity at \(25^{\circ} \mathrm{C}\)

MECHANICAL


PIN CONNECTIONS

1 Iref OUTPUT
2 IREF INPUT
3 NO PIN PRESENT
4. +1 INPUT *

5 CURRENT INVERTER OUTPUT*
6. NO PIN PRESENT
7. CURRENT INVERTER INPUT

8 NO PIN PRESENT
9 OP AMP +INPUT
10 OP AMP -INPUT
11 OP AMP OUTPUT
12. NO PIN PRESENT
13. MAKE NO CONNECTION
14. NEGATIVE SUPPLY

15 NO PIN PRESENT
16. NO PIN PRESENT

17 NO PIN PRESENT
18. LOG OUTPUT

19 GAIN ADJUST
20 NO PIN PRESENT
21 COMMON
22 POSITIVE SUPPLY
23. Iref BIAS

24 NO PIN PRESENT
*Pins 4 and 5 are internally connected

\section*{TYPICAL PERFORMANCE CURVES}


LOG RELATIONSHIP OF \(\frac{\| \mathrm{IS} \text { | }}{1 \mathrm{R}}\) AND OUTPUT VOLTAGE IN TERMS OF " \(A\) "



RELATIONSHIP OF \(\frac{\| s}{I_{R}}\) TO OUTPUT VOLTAGE \(F O R I_{R}=1 \mu A\) AND \(A=5 \mathrm{~V}\) AND 10 V


\section*{DISCUSSION OF SPECIFICATIONS}

\section*{ACCURACY}

The deviation from the ideal output voltage defined as a percent of the full scale output voltage.

\section*{INPUT/OUTPUT RANGE}

The \(\log\) relationships of \(-A \log \frac{I_{S}}{I_{R}}\) and \(-A \log \frac{E_{S}}{I_{R} R}\) are subject to the constraints specified. The 4127 can be operated with inputs lower than those given, but the accuracy will be degraded.

\section*{FREQUENCY RESPONSE}

The small-signal frequency response varies considerably with signal level and scaling, so the frequency response is specified under several different operating conditions.

\section*{STABILITY}

The use of a monolithic transistor quad and low-drift op amps minimizes drift, but some drift remains in the scalefactor, reference current, and input offset. Input offset consists of a bias current plus the op amp input voltage offset divided by the signal source resistance. Also, there is some slight drift in conformity to the log function and in output amplifier offset, but this is generally negligible.

\section*{THEORY OF OPERATION}

The 4127 is a complete logarithmic amplifier that can be pin-programmed to accept input currents or voltages of either polarity. By making use of the internal current inverter, reference current generator, log ratio element, and uncommitted op amp, you can generate a variety of logarithmic functions, including the log ratio of two signals, the logarithm of an input signal, or the antilog of an input signal. The unique FET-input current-inverting element removes the polarity limitations present in most conventional log amplifiers.

Utilizing the inherent exponential characteristics of transistor functions, the 4127 calculates accurate \(\log\) functions for input currents from \(\ln A\) to 1 mA , or input voltages from 1 mV to 10 V . Carefully matched monolithic quad transistors and temperature sensitive gain elements are used to produce a log amplifier with excellent temperature characteristics.

A functional diagram of the 4127 circuit is shown in Figure 1. In addition to the basic log amplifier, the 4127 contains a separate internal current source, a current inverter, and an uncommitted operational amplifier. The current inverter accurately converts negative input current to a positive current of equal magnitude.

The 4127 is capable of accurately logging input current over a 120 dB range but to use this full range, good shielding practice must be followed. A current source input is, by definition, a high impedance source and is therefore subject to electrostatic pickups.

The input op amps \(A_{1}\) and \(A_{3}\) have FET input stages for low noise and very-low input bias current. The op amp \(A_{1}\) will make the collector current of \(Q_{1}\) equal to the signal input current \(I_{s}\), and the collector current of \(Q_{2}\) will be the reference input current \(I_{R}\).

From the semiconductor junction characteristics, the base-to-emitter voltage will be
\(\mathrm{V}_{\mathrm{BE}} \approx \frac{\mathrm{m} \mathrm{KT}}{\mathrm{q}} \ln \frac{\mathrm{I}_{\mathrm{C}}}{\mathrm{I}_{\mathrm{L}}}\), where \(\quad \begin{aligned} & \mathrm{I}_{\mathrm{C}}=\text { Collector current } \\ & \mathrm{I}_{\mathrm{L}}=\text { Reverse saturation current } \\ & \mathrm{q}, \mathrm{m}, \mathrm{K}=\text { Constants } \\ & \mathrm{T}\end{aligned}\)
So \(E_{1}=-\frac{m K T_{1}}{q} \ln \frac{I_{S}}{I_{L} 1}\) and \(E_{2}-E_{1}=\frac{m K T_{2}}{q} \ln \frac{I_{R}}{I_{L} 2}\)

If the transistors \(Q_{1}\) and \(Q_{2}\) are at the same temperature and have matched characteristics then
\[
\begin{aligned}
& \mathrm{E}_{2}=\frac{\mathrm{mK} \mathrm{~T}}{\mathrm{q}}\left[\ln \frac{\mathrm{I}_{\mathrm{R}}}{\mathrm{I}_{\mathrm{L}}}-\ln \frac{\mathrm{I}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{L}}}\right] \\
& \mathrm{E}_{2}=\frac{-\mathrm{mK} \mathrm{~T}}{\mathrm{q}} \ln \frac{\mathrm{I}_{\mathrm{S}}}{\mathrm{I}_{\mathrm{R}}}
\end{aligned}
\]

The output op amp \(A_{2}\) provides a voltage gain of approximately \(\left(R_{T}+R_{2}\right) / R_{T}\), and the value of \((m K T) / q\) is aboui 26 mV at room temperature. Since resistor \(R_{T}\) varies with temperature to compensate for gain drift, the output voltage \(E_{o}\) expressed as a \(\log\) will be
\[
\begin{aligned}
\mathrm{E}_{\mathrm{o}} & =-\mathrm{A} \log _{10} \frac{\mathrm{I}}{\mathrm{I}_{\mathrm{R}}} \\
\text { where } \mathrm{A} & \approx \frac{\mathrm{R}_{\mathrm{T}}+\mathrm{R}_{2}}{\mathrm{R}_{\mathrm{T}}}(26 \mathrm{mV}) \frac{1}{0.434}, R_{\mathrm{T}} \approx 520 \Omega
\end{aligned}
\]

The external resistor \(R_{1}\) sets the reference current \(I_{R}\) and resistor \(\mathbf{R}_{2}\) sets the scale-factor " \(A\) ". \(\mathbf{R}_{1}\) and \(\mathbf{R}_{2}\) must be trimmed to the desired values, but the approximate relationships are shown in Typical Performance Curves. The relationship between the input current \(I_{s}\) and the output voltage \(E_{o}\) in terms of the externally adjusted parameters \(I_{R}\) and " \(A\) " is illustrated in Typical Performance Curves. This relationship is, of course, restricted to values of \(I_{s}\) between \(\ln A\) and \(\operatorname{lmA}\) and output voltages of less than \(\pm 10 \mathrm{~V}\).


FIGURE 1. Functional Diagram.

\section*{CHOOSING THE OPTIMUM SCALE FACTOR AND REFERENCE CURRENT}

To minimize the effects of output offset and noise, it is usually best to use the full \(\pm 10 \mathrm{~V}\) output range. Once an output range of \(\pm 10 \mathrm{~V}\) has been chosen, then " \(A\) " and \(I_{R}\) can be determined from the \(\mathrm{min} / \mathrm{max}\) of the input current IS.
\[
\mathrm{E}_{\mathrm{O}}=-\mathrm{A} \log \frac{\mathrm{I}}{\mathrm{I}_{\mathrm{S}}} \text {, where } \mathrm{I}_{\min }<\mathrm{I}_{\mathrm{S}}<\mathrm{I}_{\max }
\]

The output range of \(\pm 10 \mathrm{~V}\) for an input range of \(I_{\text {min }}\) to \(I_{\text {max }}\) means that
\[
+10=-A \log \frac{I_{\min }}{I_{R}} \text { and }-10=-A \log \frac{I_{\max }}{I_{R}}
\]

Adding these two equations together
\(\log \frac{I_{\max } I_{\min }}{I_{R}}=0\), or \(I_{R}=\sqrt{I_{\max } I_{\min }}\)
The value for \(\mathbf{A}\) can be found from:
\(10=\mathrm{A} \log \frac{\mathrm{I}_{\max }}{\sqrt{\mathrm{I}_{\max } \mathrm{I}_{\min }}}\)
In terms of the input current range for \(I_{S}\), the values for \(I_{R}\) and \(A\) that will provide a full \(\pm 10 \mathrm{~V}\) output swing are:
\(I_{R}=\sqrt{I_{\max } I_{\min }}\) and \(A=\frac{10}{\log \frac{I_{\max }}{I_{R}}}\)

Example: Assume that \(\mathrm{I}_{\mathrm{min}}\) is +10 nA and \(I_{\text {max }}\) is \(+100 \mu \mathrm{~A}\).

This is an 80 dB range.
\(\mathrm{I}_{\mathrm{R}}=\sqrt{\mathrm{I}_{\max } \mathrm{I}_{\min }}=\)
\[
\sqrt{\left(10^{-4}\right)\left(10^{-8}\right)}=10^{-6}, \text { or } 1 \mu \mathrm{~A}
\]
\(\frac{I_{\max }}{I_{R}}=\frac{10^{-4}}{10^{-6}}=100\)
\(\log \frac{I_{\max }}{I_{R}}=2 \quad\) So \(A=5\)
For an \(I_{R}\) of \(1 \mu \mathrm{~A}\) and \(A\) of 5 ,
\(E_{0}=-5 \log \frac{I_{S}}{1 \mu A}\)

\section*{CONNECTION DIAGRAMS}

Transfer function is \(E_{0}=-A \log \frac{I_{1}}{I_{R}}\) where \(I_{1}\) is a positive input current and \(\mathrm{I}_{\mathrm{R}}\) is the resistor-programmed internal reference current (see Figure 2).


FIGURE 2. Transfer Function When \(I_{1}\) is Positive.

\section*{ADJUSTMENT PROCEDURE}
1. Refer to Choosing The Optimum Scale Factor and Reference Current.
2. Apply \(I_{1}=I_{R}\), adjust \(R_{1}\) such that \(E_{0}=0\).
3. Apply \(\mathrm{I}_{1}=\mathrm{I}_{\text {max }}\), adjust \(\mathrm{R}_{2}\) for the proper output voltage.
4. Repeat steps 2 and 3 if necessary.
5. Ignore this step if \(\mathrm{I}_{1 \min } \geqslant 10 \mathrm{nA}\). Otherwise, apply \(\mathrm{I}_{1}=1 \mathrm{nA}\), make \(R_{3}=1 \mathrm{kM} \Omega^{*}\) and adjust \(R_{4}\) for the proper output voltage.

Transfer function is \(E_{\mathbf{0}}=-A \log \frac{\left|I_{1}\right|}{I_{\mathbf{R}}}\) where \(I_{1}\) is a negative input current and \(\mathrm{I}_{\mathrm{R}}\) is the resistor-programmed internal reference current (see Figure 3).


FIGURE 3. Transfer Function When \(I_{1}\) is Negative.

\section*{ADJUSTMENT PROCEDURE}
1. Refer to Choosing The Optimum Scale Factor and Reference Current.
2. Apply \(\left|I_{1}\right|=I_{R}\) adjust \(R_{1}\) such that \(E_{O}=0\).
3. Apply \(\left|I_{1}\right|=I_{\text {max }}\), adjust \(R_{2}\) for the proper output voltage.
4. Repeat steps 2 and 3 if necessary.
5. Ignore this step if \(\left|\mathrm{I}_{1} \min \right| \geqslant 10 \mathrm{nA}\). Otherwise, apply \(\left|\mathrm{I}_{1}\right|=1 \mathrm{nA}\), make \(R_{3}=1 \mathrm{kM} \Omega^{*}\) and adjust \(R_{4}\) for the proper output voltage.
* Single resistor recommended. Voltage divider network difficult to use due to amplifier offset voltage. RF500-108, \(1 \mathrm{G} \Omega\) resistor available from Burr-Brown.

\section*{CONNECTION DIAGRAMS [CONT]}

Transfer function is \(E_{0}=-A \log \frac{E_{1}}{R_{\mathbf{1}} I_{\mathbf{R}}}\), where \(E_{1}\) is a positive input voltage and \(I_{R}\) is the resistor-programmed internal
reference current (see Figure 4).


\section*{ADJUSTMENT PROCEDURE}
1. Refer to Choosing The Optimum Scale Factor and Reference Current.
2. Apply \(E_{1}=I_{R}(10 k \Omega)\), adjust \(R_{1}\) such that \(E_{O}=0\).
3. Apply \(\mathrm{E}_{1}=\mathrm{E}_{\max }\), adjust \(\mathrm{R}_{2}\) for the proper output voltage.
4. Apply \(\mathrm{E}_{1}=\mathrm{E}_{\min }\), adjust \(\mathrm{R}_{3}\) for the proper output.
5. Repeat steps 2 through 4 if necessary.

FIGURE 4. Transfer Function When \(\mathrm{E}_{1}\) is Positive.

Transfer function is \(E_{0}=-A \log \frac{\left|E_{1}\right|}{R_{4} I_{\mathbf{R}}}\), where \(E_{1}\) is a negative input voltage and \(I_{R}\) is the resistor-programmed internal
reference current (see Figure 5).


\section*{ADJUSTMENT PROCEDURE}
1. Refer to Choosing The Optimum Scale Factor and Reference Current.
2. Apply \(\left|E_{1}\right|=I_{R}(10 \mathrm{k} \Omega)\), adjust \(R_{1}\) such that \(E_{O}=0\).
3. Apply \(\left|E_{1}\right|=E_{\max }\), adjust \(R_{2}\) for the proper output voltage.
4. Apply \(\left|E_{1}\right|=E_{\min }\), adjust \(R_{3}\) for the proper output.
5. Repeat steps 2 through 4 if necessary.

FIGURE 5. Transfer Function When \(\mathrm{E}_{1}\) is Negative. otherwise connect the \(\mathrm{R}_{3}\) and \(\mathrm{R}_{4}\) network, with \(\mathrm{R}_{4}=10 \mathrm{k} \Omega\) the range of \(\pm 5 \mathrm{mV}\), it is not practical to use a \(T\) - network

\section*{ADJUSTMENT PROCEDURE}
1. Refer to Choosing The Optimum Scale Factor and Reference Current.
2. No further adjustment is necessary if \(I_{1} \mathrm{~min} \geqslant 10 \mathrm{nA}\), and \(R_{3}=10^{9} \Omega\). Adjust \(R_{4}\) for proper output voltage after adjusting gain errors. Since the voltage at pin 4 is in to replace \(\mathrm{R}_{3}\).
Transfer function is \(\mathbf{E}_{0}=-A \log \frac{\left|I_{1}\right|}{\left|I_{2}\right|}\) with \(I_{1}\) and \(I_{2}\) negative; \(\quad\left|I_{1}\right| \geqslant \ln A,\left|I_{2}\right| \geqslant 1 \mu A\) (see Figure 6).


FIGURE 6. Transfer Function When \(I_{1}\) and \(I_{2}\) are Negative.

Transfer function is \(E_{0}=-A \log \frac{| | 1 \mid}{I_{2}}\) with \(I_{1}\) negative, \(I_{2}\) positive; \(\left|I_{1}\right| \geqslant 1 n A, I_{2} \geqslant 1 \mu A\) (see Figure 7).


FIGURE 7. Transfer Function When \(I_{1}\) is Negative, \(\mathrm{I}_{2}\) is Positive.

\section*{ADJUSTMENT PROCEDURE}
1. Refer to Choosing The Optimum Scale Factor and Reference Current.
2. No further adjustment is necessary if \(\left|I_{1}\right| \min \geqslant 10 \mathrm{nA}\), otherwise connect the \(\mathrm{R}_{3}\) and \(\mathrm{R}_{4}\) network, with \(\mathrm{R}_{4}=10 \mathrm{k} \Omega\) and \(R_{3}=10^{9} \Omega\). Adjust \(R_{4}\) for proper output voltage after adjusting gain errors. Since the voltage at pin 4 is in the range of \(\pm 5 \mathrm{mV}\), it is not practical to use a T - network to replace \(\mathrm{R}_{3}\).

Transfer function is \(E_{0}=-A \log \frac{I_{1}}{I_{2}}\) with \(I_{1}\) and \(I_{2}\) positive; \(I_{1} \geqslant \operatorname{lnA}, I_{2} \geqslant 1 \mu \mathrm{~A}\) (see Figure 8).


FIGURE 8. Transfer Function When \(\mathrm{I}_{1}\) and \(\mathrm{I}_{2}\) are Positive.

\section*{ADJUSTMENT PROCEDURE}
1. Refer to Choosing the Optimum Scale Factor and Reference Current.
2. No further adjustment is necessary if \(I_{1} \min \geqslant 10 \mathrm{nA}\), otherwise connect the \(\mathrm{R}_{3}\) and \(\mathrm{R}_{4}\) network, with \(\mathrm{R}_{4}=10 \mathrm{k} \Omega\) and \(R_{3}=10^{9} \Omega\). Adjust R4 for proper output voltage after adjusting gain errors. Since the voltage at pin 4 is in the range of \(\pm 5 \mathrm{mV}\), it is not practical to use a \(T\) - network to replace \(\mathrm{R}_{3}\).

\section*{ANTILOG OPERATION}

The 4127 can also perform the antilog function. The output is connected through a resistor \(\mathrm{R}_{\mathrm{O}}\) into the current input, pin 4. The input signal is connected through a gain resistor to pin 19 as shown in Figure 9.
These connections form an implicit loop for computing the antilog function. From the block diagram of Figure 1, the voltage at the inverting input of the output amplifier A2 must equal \(\mathrm{E}_{2}\), so
\[
\mathrm{E}_{2} \approx \frac{\mathrm{R}_{\mathrm{T}}}{\mathrm{R}_{\mathrm{T}}+\mathrm{R}_{2}} \mathrm{E}_{\mathrm{S}}, \mathrm{R}_{\mathrm{T}} \approx 520 \Omega
\]

Since the output is connected through \(\mathrm{R}_{\mathrm{o}}\) to pin 4, the current \(I_{S}\) will equal \(E_{o} / R_{0}\) and \(E_{2}\) will be
\[
E_{2}=-\frac{m K T}{q} \ln \frac{E_{0}}{R_{0} I_{R}}
\]

Combining expressions for \(\mathrm{E}_{2}\) gives the relationship
\[
\begin{aligned}
\frac{R_{T}}{R_{T}+R_{2}} E_{S} & =-\frac{m K T}{q} \ln \frac{E_{o}}{R_{0} I_{R}} \\
-\frac{E_{S}}{A} & =\log \frac{E_{o}}{R_{0} I_{R}}
\end{aligned}
\]
where
\[
\begin{aligned}
& \quad \mathrm{A} \approx \frac{\mathrm{R}_{\mathrm{T}}+\mathrm{R}_{2}}{\mathrm{R}_{\mathrm{T}}}(26 \mathrm{mV}) \frac{1}{0.434} \\
& \mathrm{E}_{\mathrm{O}}=\mathrm{R}_{\mathrm{O}} \mathrm{I}_{\mathrm{R}} \text { Antilog }-\frac{\mathrm{E}_{\mathrm{S}}}{\mathrm{~A}}
\end{aligned}
\]

Setting \(R_{0}\) and \(I_{R}\) will set the scale factor. For example, an \(R_{0}\) of \(1 \mathrm{M} \Omega\) and \(I_{R}\) of \(1 \mu \mathrm{~A}\) will give a scale factor of unity and \(E_{o}=\) Antilog \(-\frac{E_{S}}{A}\)


FIGURE 9. Antilog Operation.


\title{
Low Cost \\ MULTIFUNCTION CONVERTER
}

FEATURES
- LOW COST
- SMALL PACKAGE - Dual-in-line
- RELIABLE HYBRID CONSTRUCTION
- VERSATILE
\begin{tabular}{|ll|}
\hline FUNCTIONS & ACCURACY \\
\hline MULTIPLY & \(\pm 0.25 \%\) \\
DIVIDE & \(\pm 0.25 \%\) \\
SQUARE & \(\pm 0.03 \%\) \\
SQUARE ROOT & \(\pm 0.07 \%\) \\
EXPONENTIATE & \(\pm 0.15 \%(\mathrm{~m}=5)\) \\
ROOTS & \(\pm 0.2 \%(\mathrm{~m}=.2)\) \\
SINE \(\theta\) & \(\pm .5 \% \%\) \\
COSINE \(\theta\) & \(\pm 0.8 \%\) \\
TAN \(-1(Y / X)\) & \(\pm 0.6 \%\) \\
\(\sqrt{X^{2}+Y^{2}}\) & \(\pm 0.07 \%\) \\
\hline
\end{tabular}

\section*{DESCRIPTION}

Burr-Brown's multifunction converter model 4302 is a low cost solution to many analog conversion needs. Much more than just another multiplier/divider, the 4302 out performs many analog circuit functions with a very high degree of accuracy at a very low total cost to the user.

\section*{SPECIFICATIONS}

Performance typical at \(\mathbf{2 5}^{\circ} \mathrm{C}\) and with rated supply unless otherwise noted.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{ELECTRICAL} \\
\hline MODEL & 4302 \\
\hline TRANSFER FUNCTION & \[
E_{o}=V_{Y}\left(\frac{V_{Z}}{V_{V}}\right)^{m}
\] \\
\hline \begin{tabular}{l}
RATED OUTPUT \\
Voltage \\
Current INPUT
\end{tabular} & \[
\begin{aligned}
& +10.0 \mathrm{~V} \\
& 5 \mathrm{~mA}
\end{aligned}
\] \\
\hline Signal Range Absolute Maximum Impedance ( \(\mathrm{X} / \mathrm{Y} / \mathrm{Z}\) ) & \[
\begin{aligned}
& 0 \leqslant\left(V_{X}, V_{Y}, V_{Z}\right) \leqslant+10 \mathrm{~V} \\
& \left(\mathrm{~V}_{\mathrm{X}}, \mathrm{~V}_{Y}, \mathrm{~V}_{Z}\right) \leqslant \pm 18 \mathrm{~V} \\
& 100 \mathrm{k} \Omega / 90 \mathrm{k} \Omega / 100 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] \\
\hline \begin{tabular}{l}
EXPONENT RANGE \\
Roots \((0.2 \leqslant m<1)\) \\
Powers \((1<m \leqslant 5)\)
\[
(m=1)
\]
\end{tabular} & \[
\begin{array}{ll}
m=\frac{R_{2}}{R_{1}+R_{2}} & \begin{array}{l}
\text { Refer to } \\
\text { Functional }
\end{array} \\
m=\frac{R_{1}+R_{2}}{R_{2}} & \begin{array}{l}
\text { Diagram } \\
\text { below }
\end{array} \\
R_{1}=0 \Omega, R_{2} \text { not used }
\end{array}
\] \\
\hline \begin{tabular}{l}
POWER REOUIREMENTS \\
Rated Supply \\
Range \\
Quiescent Current
\end{tabular} & \[
\begin{aligned}
& \pm 15 \mathrm{VDC} \\
& \pm 12 \text { to } \pm 18 \mathrm{VDC} \\
& \pm 10 \mathrm{~mA} \\
& \hline
\end{aligned}
\] \\
\hline TEMPERATURE RANGE Operating Storage & \[
\begin{aligned}
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

\section*{MECHANICAL}


Row Spacing: 7.6 mm ( \(0.300^{\prime \prime}\) )
Weight: \(\mathbf{3 . 4}\) grams ( 0.12 oz .)
Connector: 14-pin DIP
0145MC
Pin material and plating composition conform to Method 208 (solderability) of Mil-Std-202.

\section*{PIN CONNECTIONS}
\begin{tabular}{r|cc|l} 
+15 VDC & \(-\phi 14\) & \(1 \phi\) & X Input \\
Y Input & -13 & \(2 \phi\) & Output \\
\(\mathrm{m}_{\mathrm{C}}\) & -12 & \(3 \phi\) & -15 VDC \\
\(\mathrm{m}_{\mathrm{B}}\) & -11 & \(4 \phi\) & Make No Conn. \\
Common & -10 & \(5 \phi\) & X Offset Adj. \\
Make No Conn. & -9 & \(6 \phi\) & \(\mathrm{~m}_{\mathrm{A}}\) \\
Z Offset Adj. & \(\phi 8\) & \(7 \phi\) & Z Input \\
(BOTTOM VIEW)
\end{tabular}

General specifications for the Model 4302 Multifunction Converter are presented on this page. These specifications characterize the 4302 as a versatile three input multifunction converter.
The following pages are applications oriented to help you apply the 4302 to your particular circuit function need. These pages contain dedicated circuit configurations in order to produce the functions of: multiplication, division, exponentiation, square rooting, squaring, sine, cosine, arctangent, and vector algebra.
It is the purpose of this product data sheet to enable you to apply the 4302 to your analog conversion needs quickly and efficiently.


Many of the following circuit configurations using the 4302 require a reference voltage for scaling purposes. The reference voltage is shown to be +15 VDC (+15 VDC REF.) since in most cases the +15 VDC power source for the 4302 has sufficient time and temperature related stability to achieve the specified typical accuracies.

\section*{MULTIPLIER/DIVIDER FUNCTIONS}

\section*{MULTIPLIER}

In multiplier applications the 4302 provides high accuracy at a low cost. The 4302 accepts inputs up to +10 VDC and provides a typical accuracy of \(\pm 0.25 \%\) of full scale.

(1) Set \(R_{1}\) so that with \(E_{1}=E_{2}=+10.00 \mathrm{VDC}, E_{0}=+\mathbf{1 0 . 0 0} \mathrm{VDC}\).
\begin{tabular}{|c|c|}
\hline Transfer Function & \[
E_{o}=+\frac{E_{1} E_{2}}{10}
\] \\
\hline \begin{tabular}{l}
ACCURACY \\
Total Errors \\
Typical at \(+25^{\circ} \mathrm{C}\) \\
Maximum at \(+25^{\circ} \mathrm{C}\) \\
(for input range) \\
vs. Temperature \\
Offset Errors ( \(\mathrm{E}_{1}=\mathrm{E}_{2}=0\) ) \\
Output Offset (at \(25^{\circ} \mathrm{C}\) ) \\
vs. Temperature
\end{tabular} & \[
\left\{\begin{array}{l} 
\pm 25 \mathrm{mV} \\
\pm 50 \mathrm{mV} \\
10.03 \mathrm{~V} \leqslant \mathrm{E}_{1}{ }^{*} \leqslant 10 \mathrm{~V} \\
0.01 \mathrm{~V} \leqslant \mathrm{E}_{2} \leqslant 10 \mathrm{~V} \\
\pm 1 \mathrm{mV} /{ }^{\circ} \mathrm{C} \\
\\
\pm 10 \mathrm{mV} \\
\pm 0.2 \mathrm{mV} /{ }^{\circ} \mathrm{C}
\end{array}\right.
\] \\
\hline NOISE ( 10 Hz to 1 kHz ) & \(100 \mu \mathrm{~V} \mathrm{rms}\) \\
\hline BANDWIDTH ( \(\mathrm{E}_{1}, \mathrm{E}_{2}\) ) Small Signal ( -3 dB ) Full Output & \[
\begin{aligned}
& 500 \mathrm{kHz} \\
& 60 \mathrm{kHz}
\end{aligned}
\] \\
\hline
\end{tabular}


NOTES:
(1) Set \(\mathrm{R}_{1}\) so that with \(\mathrm{E}_{1}=\mathrm{E}_{3}=+\mathbf{1 0 . 0 0} \mathrm{VDC}, \mathrm{E}_{\mathrm{o}}=+10.00 \mathrm{VDC}\).
(2) Set \(R_{2}\) so that with \(E_{1}=E_{3}=+\mathbf{0 . 1 0} \mathrm{VDC}, \mathrm{E}_{\mathrm{o}}=+\mathbf{1 0 . 0 0} \mathrm{VDC}\).
(3) Set \(R_{3}\) so that with \(E_{1}=+0.01 \mathrm{VDC}\) and with \(\mathrm{E}_{3}=+0.10 \mathrm{VDC}\) \(\mathrm{E}_{\mathrm{o}}=+\mathbf{1 . 0 0} \mathrm{VDC}\).
(4) Repeat steps 1 through 3 as necessary to achieve the specified output voltages.
* The input voltage may be extended below 0.03 V by connecting a \(0.047 \mu \mathrm{~F}\) capacitor between pins 11 and 5, causing a slight reduction in bandwidth. (Multiply and Divide Modes).

\section*{EXPONENTIAL FUNCTIONS}

Model 4302 may be used as exponentiator over a range of exponents from 0.2 to 5 . The exponents 0.5 and 2 , square rooting and squaring respectively, are often used functions and are treated below. Other values of exponents (m) may be useful in terms of linearization of nonlinear functions or simply for producis, the mathematical conversions. Characteristics of \(m=0.2\) and \(m=5\) are presented on the right. For other values of \(m\) the curves presented in Figure 3 may be used to interpolate the error for a nonspecified value of \(m\).
\begin{tabular}{|l|l|}
\hline Transfer Function & \(\mathrm{E}_{\mathrm{o}}=10\left(\frac{\mathrm{E}_{1}}{10}\right)^{\mathrm{m}}\) \\
\hline \begin{tabular}{l} 
Total Conversion Error (typical) \\
\(\mathrm{m}=0.2\)
\end{tabular} & \\
\(0.5 \mathrm{VDC}<\mathrm{E}_{1} \leqslant 10 \mathrm{VDC}\) & \(\pm 2 \mathrm{~m} \mathrm{VDC}\) \\
\(0.1 \mathrm{VDC}<\mathrm{E}_{1} \leqslant 0.5 \mathrm{VDC}\) & \(\pm 25 \mathrm{~m}\) VDC \\
\(\mathrm{m}=5\) & \\
\(1.0 \mathrm{VDC}<\mathrm{E}_{1} \leqslant 10 \mathrm{VDC}\) & \(\pm 15 \mathrm{~m}\) VDC \\
Exponent Range (continuous) & \(0.2 \leqslant \mathrm{~m} \leqslant 5\) \\
Input Voltage Range & 0 to +10 VDC \\
Output Voltage Range & 0 to + 10 VDC \\
\hline
\end{tabular}


Exponentiator Transfer Characteristics
NOTES:
(1) Connect a \(100 \Omega\) potentiometer as shown in Figure 4 for either roots \((0.2 \leqslant \mathrm{~m}<1)\) or powers \((1<\mathrm{m} \leqslant 5)\).
(2) Set \(\mathrm{R}_{1}\) so that with \(\mathrm{E}_{1}=+10.00 \mathrm{VDC}, \mathrm{E}_{\mathrm{o}}=+10.00 \mathrm{VDC}\).
(3) Select a +DC voltage level \(\left(\mathrm{E}_{1}\right)\) such that the output voltage ( \(\mathrm{E}_{\mathrm{O}}\) ), as acted upon by the desired exponent, will not exceed +10.00 VDC. A level which is mid-range for input values of interest is an appropriate one to use. Set \(R_{2}\) so that the output voltage ( \(\mathrm{E}_{\mathrm{O}}\) ) is the value expected for the chosen values of input ( \(\mathrm{E}_{1}\) ) and exponent ( m ).

(4) Repeat steps (2) through (4) as necessary.
* When taking roots of smaller input levels, a modified transfer equation \(\left[E_{O}=\left(10 E_{1}\right)^{\mathrm{m}}\right]\) will provide improved conversion accuracy. To achieve this transfer function: 1) apply a +1.5 VDC REF in place of the +15 VDC REF shown in Figure 4., 2) make \(R_{3}\) a \(1.40 \mathrm{M} \Omega\) resistor, and rearrange \(R_{1}\) and \(R_{3}\) as 1.5 VDC REF and 3) follow all notes except in note (2) apply +0.10 VDC to pin 7 to set \(R_{1}\) to \(E_{0}=+1.00 \mathrm{VDC}\).

\section*{SQUARE ROOT}

As a Square Rooter ( \(\mathrm{m}=0.5\) ), the 4302 provides a typical total conversion accuracy of \(\pm 0.07 \%\). Refer to Figure 5 and notes for connections and adjustments respectively.
\begin{tabular}{|l|l|}
\hline Transfer Function & \(E_{o}=10 \sqrt{\frac{E_{1}}{10}}\) \\
\hline Total Conversion Error(Typical) & \(\pm 7 \mathrm{mV}\) \\
0.5 VDC \(<\mathrm{E}_{1} \leqslant 10 \mathrm{VDC}\) & \(\pm 55 \mathrm{mV}\) \\
0.02 VDC \(<\mathrm{E}_{1} \leqslant 0.5\) VDC & 0 to +10 VDC \\
Input Voltage Range & 0 to +10 VDC \\
\hline Output Voltage Range & \\
\hline
\end{tabular}

NOTES:
(1) Connect pins 12, 11, and 6 together. Set \(\mathrm{R}_{1}\) such that with \(\mathrm{E}_{1}=+10.00 \mathrm{VDC} ; \mathrm{E}_{\mathrm{o}}=+\mathbf{1 0 . 0 0} \mathrm{VDC}\).
(2) Connect \(100 \Omega\) resistors as shown in Figure 5.
(3) For greater conversion accuracy, \(R_{2} \& R_{3}\) may be replaced by a potentiometer as shown in Figure 4.

\section*{SQUARE}

Configured as a Square Function Converter ( \(\mathrm{m}=2\) ), the 4302 produces high conversion accuracies of typically \(0.03 \%\). Please refer to Figure 6 and accompanying notes.
\begin{tabular}{|c|c|}
\hline Transfer Function & \(E_{0}=10\left(\frac{E_{1}}{10}\right)^{2}\) \\
\hline Total Conversion Error (typical) & \\
\hline \(0.1 \mathrm{VDC} \leqslant \mathrm{E}_{1} \leqslant 10 \mathrm{VDC}\) & \(\pm 3 \mathrm{mV}\) \\
\hline Input Voltage Range & 0 to +10 VDC \\
\hline Output Voltage Range & 0 to +10 VDC \\
\hline
\end{tabular}

\section*{NOTES:}
(1) Set \(R_{1}\) such that with \(E_{1}=+10.00 \mathrm{VDC}, \mathrm{E}_{\mathrm{o}}=+10.00 \mathrm{VDC}\).
(2) Connect \(100 \Omega\) resistors as shown in Figure 6.
(3) For greater conversion accuracy \(R_{2} \& R_{3}\) may be replaced by a potentiometer as shown in Figure 4.

\section*{TRIGONOMETRIC FUNCTIONS}

\section*{SINE}

Sine functions can be accurately generated from input volt－ age levels representing angular displacement from 0 to \(90^{\circ}\) ． Model 4302 configured as in Figure 7 will produce the sine power series approximations with modified coefficients to typically better than \(\pm 0.5 \%\) of full scale．In this circuit，the 4302 is scaled so that when \(\theta=0, \mathrm{E}_{\mathrm{O}}=0 \mathrm{VDC}\) ，and when \(\theta=90, \mathrm{E}_{\mathrm{O}}=10 \mathrm{VDC}\) ．

NOTES：
（1）Adjust \(R_{4}\) if needed so that \(E_{1}<1 \mathrm{~m}\) VDC when \(E_{\theta}=0\) ．
（2）Adjust \(\mathrm{R}_{2}\) so that \(\mathrm{E}_{1}=+0.8045 \mathrm{VDC}\) when \(\mathrm{E}_{\theta}=+5.00 \mathrm{VDC}\) ．
（3）Adjust \(R_{3}\) so that \(E_{1}=+5.709 \mathrm{VDC}\) when \(\mathrm{E}_{\theta}=+10.00 \mathrm{VDC}\) ．
（4）Repeat steps（2）and（3）as necessary．


\section*{COSINE}

Connected as in Figure 2，the Model 4302 will generate a cosine function of the input voltage．Typical accuracies of \(\pm 0.8 \%\) can be expected from this configuration．

NOTES：
（1）Adjust \(R_{1}\) so that \(E_{o}=+10.00\) VDC when \(E_{\theta}=0\) ．
（2）Adjust \(\mathrm{R}_{2}\) so that \(\mathrm{E}_{\mathrm{O}}=0\) when \(\mathrm{E}_{\theta}=+\mathbf{1 0 . 0 0} \mathrm{V} \overline{\mathrm{D}} \mathrm{C}\) ．
\begin{tabular}{|l|l|}
\hline Transfer Function & \(\mathrm{E}_{\mathrm{O}}=10 \cos 9 \mathrm{E}_{\theta}\) \\
\hline \multicolumn{2}{|c|}{ Power Series Approximation } \\
\(\mathrm{E}_{\mathrm{O}}=10+0.3652 \mathrm{E}_{\theta}-0.4276 \mathrm{E}^{1.504}\) \\
\hline Total Conversion Error（typical） & \(\pm 80 \mathrm{mV}\) \\
Input Voltage Range \(\left(0 \leqslant \theta \leqslant 90^{\circ}\right)\) & 0 VDC to＋10 VDC \\
Output Voltage Range \((1 \leqslant \cos \theta \leqslant 0)\) & +10 VDC to 0 VDC \\
\hline
\end{tabular}


\section*{ARCTANGENT}

Model 4302 and the associated circuitry shown below will produce the inverse tangent of a ratio. This application is particularly well suited to conversion from rectangular coordinates to polar coordinates where
\[
E_{\theta}=\tan ^{-1} \frac{E_{y}}{E_{x}}
\]

The accuracy of conversion depends upon the levels of the input signals. Please refer to table at right.

NOTE:
(1) Set \(R_{1}\) so that with \(E_{1}=E_{2}=+10.00 \mathrm{VDC}, \mathrm{E}_{\mathrm{o}}=+4.500 \mathrm{VDC}\) \(\pm 1 \mathrm{mVDC}\).
\begin{tabular}{|c|c|}
\hline Transfer Function & \(E_{0}=\tan ^{-1}\left(\frac{\left[E_{1}\right]}{\left[E_{2}\right]}\right)\) \\
\hline Power Series Approximation & \[
E_{o}=\frac{\left(\frac{\left[\mathrm{E}_{1}\right]}{\left[\mathrm{E}_{2}\right]}\right)^{1.2125}}{1+\left(\frac{\left[\mathrm{E}_{1}\right]}{\left[\mathrm{E}_{2}\right]}\right)^{1.2125}}\left(90^{\circ}\right)
\] \\
\hline \begin{tabular}{l}
Total Conversion Error
\[
2<\mathrm{E}_{1}, \mathrm{E}_{2} \leqslant 10 \mathrm{VDC}
\] \\
\(0.1<\mathrm{E}_{1}, \mathrm{E}_{2} \leqslant 2\) VDC \\
\(0.03<\mathrm{E}_{1}, \mathrm{E}_{2} \leqslant 0.1\) VDC \\
Input Voltage Range ( \(\mathrm{E}_{1}, \mathrm{E}_{2}\) ) \\
Output Voltage Range \(0 \leqslant \mathrm{E}_{\boldsymbol{\theta}} \leqslant 90^{\circ}\)
\end{tabular} & \[
\begin{aligned}
& \pm 55 \mathrm{~m} \text { VDC } \\
& \pm 65 \mathrm{~m} \text { VDC } \\
& \pm 340 \mathrm{~m} \text { VDC } \\
& +0.01 \mathrm{VDC} \text { to }+10 \mathrm{VDC} \\
& \mathbf{0} \text { VDC to }+9 \text { VDC }
\end{aligned}
\] \\
\hline
\end{tabular}


\section*{VECTOR MAGNITUDE FUNCTION}

The model 4302 will produce the square root of the sum of the squares of two inputs. This function is companion to the arctangent of a ratio for the conversion of rectangular to polar coordinates.

\section*{NOTES:}
1. Figure 10 shows one practical way to implement the transfer function \(\mathrm{E}_{0}=\sqrt{\mathrm{E}_{1}{ }^{2}+\mathrm{E}_{2}{ }^{2}}\) using 4302. It shows use of model 3501A op amp Model 3501's rated output is \(\pm 10 \mathrm{~V}\) This limits the range of \(E_{1}\) and \(E_{2}\), such that the conditions \(\mathrm{E}_{1} \leqslant \sqrt{100-\mathrm{E}_{2}}\) and
\(\left|E_{2}\right| \leqslant\left(5-E_{1}{ }^{2} / 20\right)\) and
\(\sqrt{\mathrm{E}_{1}{ }^{2}+\mathrm{E}_{2}{ }^{2}} \leqslant 10\) are always satisfied.
(a) The above conditions imply,
\(0 \mathrm{~V} \leqslant \mathrm{E}_{1} \leqslant 10 \mathrm{~V}\) and \(-5 \mathrm{~V} \leqslant \mathrm{E}_{2} \leqslant 5 \mathrm{~V}\)
(b) The above conditions also imply that for applications where \(E_{1}=\left|E_{2}\right|\) the range would be limited to 4.142 V max.
2. Use of model 3627 as shown in Figure 11 would directly substitute the eight \(10 \mathrm{k} \Omega\) resistors and the two model 3501A op amps. This would reduce the number of components needed to implement vector magnitude function and reduce overall cost.|
\begin{tabular}{|l|l|}
\hline Transfer Function & \(E_{O}=\sqrt{E_{1}{ }^{2}+E_{2}{ }^{2}}\) \\
\hline Input Voltage Range \(\mathrm{E}_{1}\) & 0 to +10 VDC \\
\(\mathrm{E}_{2}\) & -10 VDC to +10VDC \\
(refer to notes 1 and 2) & \\
Output Voltage Range & 0 to +10VDC \\
Conversion Error & \(\pm 7 \mathrm{~m}\) VDC \\
\hline
\end{tabular}



\section*{Low Cost TRUE RMS-TO-DC CONVERTER}

\section*{FEATURES}
- LOW COST
- HIGH ACCURACY
\(\pm 0.2 \% \pm 2 \mathrm{mV}\)
- HIGH RELIABILITY

Hybrid construction

\section*{DESCRIPTION}

The Burr-Brown Model 4341 RMS-to-DC Converter features low cost without sacrificing performance. The 4341 computes a DC voltage proportional to the true rms value of signals which may be complex waveforms, DC levels, or a combination of both.
The input and output are fully protected against overvoltages and short circuits. Provisions for the external adjustment of gain, offset voltage, DCreversal error, and frequency response make the 4341 versatile enough to fill the majority of your applications.


FIGURE 1. Simplified Schematic.

\section*{THEORY OF OPERATION}

The true rms value of a time-varying signal \(E(t)\) over a time period T is
\[
\mathrm{E}_{\mathrm{rms}}=\sqrt{1 / \mathrm{T} \int \mathrm{~T} / \mathrm{o}[\mathrm{E}(\mathrm{t})]^{2} \mathrm{dt}}
\]

The required operations are squaring, averaging and square rooting. A simplified schematic diagram of the 4341 is shown in Figure 1. The Al circuit produces a current \(i_{1}\) which is proportional to the rectified input voltage. The A2 circuit is a logarithmic amplifier which produces a voltage proportional to \(2 \log \mathrm{E}_{\mathrm{in}}\) or \(\log \mathrm{E}_{\mathrm{m}}{ }^{2}\). The logarithmic gain of the A2 circuit is derived from the inherent exponential characteristics of transistor junctions. By using proprietary monolithic components, the circuit provides an accurate log function over many decades which is relatively insensitive to temperature variations. Amplifier A4 uses the same techniques as A2 to generate \(\log \mathrm{E}_{\text {out }}\).

Transistor Q1 produces a collector current \(i_{2}\) proportional to the antilog of its base-emitter voltage such that
\[
\begin{aligned}
& i_{2} \alpha \log ^{-1}\left(\log E_{\mathrm{n}}^{2}-\log \mathrm{E}_{\text {out }}\right) \\
= & \log ^{-1}\left(\log \mathrm{E}_{\mathrm{in}}^{2} / \mathrm{E}_{\text {out }}\right)=\mathrm{E}_{\mathrm{in}}^{2} / \mathrm{E}_{\text {out }}
\end{aligned}
\]

The A3 circuit which contains the external capacitor takes the time average of the \(\mathrm{i}_{2}\) signal and produces \(\mathrm{E}_{\text {out }}\) which is directly proportional to the rms value of \(E_{\mathrm{in}}\).
Figures 2 and 3 show the effects of the external filter capacitor on ripple magnitude and response time. As the frequency of the input approaches DC, the 4341 begins to act like a full wave rectifier such that the output is the absolute value of the input. While the 4341 will accurately convert DC input voltages, the averaging capacitor must be made very large to minimize ripple at low frequencies.

\section*{ELECTRICAL SPECIFICATIONS}

Typical at \(25^{\circ} \mathrm{C}\) with rated supply voltages, unless otherwise noted
\begin{tabular}{|c|c|}
\hline MODEL & 4341 \\
\hline TRANSFER FUNCTION & \(\mathrm{I}_{\text {out }}(\mathrm{DC})=\sqrt{\text { T } \int \text { To } \mathrm{E}_{\text {m }}{ }^{2}(t) d t}\) \\
\hline \multicolumn{2}{|l|}{INPUT} \\
\hline Peak Operating Voltage Absolute Maximum Voltage Impedance &  \\
\hline \multicolumn{2}{|l|}{OUTPUT} \\
\hline Voltage Current Resistance & \[
\begin{gathered}
0 \text { to }+10 \mathrm{~V} \\
+5 \mathrm{~mA}, \min \\
1 \Omega, \max
\end{gathered}
\] \\
\hline \multicolumn{2}{|l|}{BANDWIDTH} \\
\hline \[
\begin{aligned}
& \pm 1 \% \text { of Theoretical Output } \\
& -3 \mathrm{~dB}
\end{aligned}
\] & \[
\begin{gathered}
80 \mathrm{kHz} \\
450 \mathrm{kHz}
\end{gathered}
\] \\
\hline \multicolumn{2}{|l|}{CONVERSION ACCURACY \({ }^{(2)}\)} \\
\hline \begin{tabular}{l}
Input: 500 mV , rms to 5.0 V , rms Input: DC to 10 kHz Sine Wave \\
Input. 10 mV , rms to 7 V , rms \\
Input: DC to 20 kHz
\end{tabular} & \(\pm 05 \%\) of Reading, max \({ }^{(1)}\)
\[
\pm 2 \mathrm{mV} \pm 02 \% \text { Readıng }
\] \\
\hline \multicolumn{2}{|l|}{STABILITY} \\
\hline Accuracy vs. Temperature Accuracy vs. Supply Voltage & \(\pm 0 \mathrm{ImV} \pm 0.01 \%\) of Reading/ \({ }^{\circ} \mathrm{C}\) \(\pm 0.1 \mathrm{mV} \pm 0.01 \%\) of Reading/\% of Supply Voltage Change \\
\hline \multicolumn{2}{|l|}{TEMPERATURE RANGE} \\
\hline Operating Storage & \[
\begin{aligned}
& -25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
& -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \multicolumn{2}{|l|}{POWER REQUIREMENTS} \\
\hline Rated Voltage Voltage Range Quiescent Current & \[
\begin{gathered}
\pm 15 \mathrm{VDC} \\
\pm 14 \mathrm{VDC} \text { to } \pm 16 \mathrm{VDC} \\
\pm 12 \mathrm{~mA}, \text { typ. } / \pm 24 \mathrm{~mA}, \text { max }
\end{gathered}
\] \\
\hline
\end{tabular}

MECHANICAL


Row Spacing. 7.6 mm ( \(0.30^{\prime \prime}\) )

NOTES:
1. After standard trim procedure (see below)
2. Model 4341 will convert DC inputs. Lower frequency AC inputs require a large value of averaging capacitor to minimize ripple at output. (see Figure 2).

\section*{STANDARD TRIM PROCEDURE}

If the 4341 is used to measure sine waves or distorted sine waves, only two trims are needed to achieve an accuracy of \(\pm 0.5 \%\) of reading from 500 mV , rms to 5 V , rms up to 10 kHz . Refer to Figure 1.
1. Set \(\mathrm{E}_{\mathrm{in}}=5.000 \mathrm{~V}\), rms \(\pm 0.02 \%\) and adjust R1 such that \(\mathrm{E}_{\mathrm{o}}=5.000 \mathrm{VDC} \pm 2 \mathrm{mV}\).
2. Set \(E_{\text {in }}=500 \mathrm{mV}\), rms \(\pm 0.02 \%\) and adjust \(R 2\) such that \(\mathrm{E}_{\mathrm{o}}=500 \mathrm{mVDC} \pm 0.2 \mathrm{mV}\).
3. Repeat Step 1.

\section*{CHOOSING THE AVERAGING CAPACITOR}

A single-pole low-pass RC filter provides the averaging function. The time constant is \(1 / 2 \mathrm{RC}\) where R is \(10 \mathrm{k} \Omega\) when the 4341 is adjusted for unity gain. To select the best value of \(\mathbf{C}\), make a tradeoff between output ripple and response time. Figure 2 shows the ripple magnitude vs. frequency for several typical values of capacitor. Response time vs. capacitor value is shown in Figure 3. (Note that rise times and fall times are different for the same value of capacitor).


FIGURE 2. Output Ripple Magnitude vs. Input Signal Frequency.

While the ripple magnitude for signals other than sine waves can be analytically determined, it is tedious. The fastest method of choosing \(C\) is to apply a representative input signal and observe the output for various value of C. C can be 100's of microfarads, but should have a leakage current less than \(0.1 \mu \mathrm{~A}\) to minimize gain errors. With very large values of \(C\), the input signals with frequencies approaching DC level could be averaged. Since the output is always a positive voltage, \(C\) can be polar capacitor.


FIGURE 3. Response Time vs. Value of Averaging Capacitor.

\section*{EXPANDED TRIM PROCEDURE FOR GREATER ACCURACY}

If the 4341 is used in applications to measure complex waveforms, the following expanded trim procedure is recommended. (Refer to Figure 4).
First set all potentiometers at mid turn position.
1. DC Reversal Error - Apply \(+10.000 \mathrm{~V} \pm 1 \mathrm{mV}\) and \(-10.000 \mathrm{~V} \pm 1 \mathrm{mV}\) to \(\mathrm{E}_{1 \mathrm{n}}\) alternatively, adjust R5 such that \(\mathrm{E}_{\mathrm{o}}\) readings are the same \(\pm 2 \mathrm{mV}\).
2. Gain Adjustment - Apply \(\mathrm{E}_{\mathrm{in}}=+10.000 \mathrm{VDC}\) \(\pm 1 \mathrm{mV}\), adjust \(R 1\) such that \(E_{o}=+10.000 \mathrm{VDC} \pm 1 \mathrm{mV}\).
3. Input Offset - Apply \(+10.0 \mathrm{mV} \pm 0.1 \mathrm{mV}\) and -10.0 mV \(\pm 0.1 \mathrm{mV}\) to \(\mathrm{E}_{\mathrm{m}}\), adjust R 4 such that \(\mathrm{E}_{\mathrm{o}}\) readings are the same \(\pm 0.1 \mathrm{mV}\).
4. Offset - Ground \(\mathrm{E}_{\mathrm{in}}\), adjust R 3 such that \(\mathrm{E}_{\mathrm{o}}=0 \pm 0.1 \mathrm{mV}\). Repeat Step (3).
5. Low Level Accuracy - Apply \(\mathrm{E}_{\mathrm{in}}=+10.0 \mathrm{mV} \pm 0.1 \mathrm{mV}\), adjust \(R 2\) such that \(E_{o}=+10.0 \mathrm{mV} \pm 0.1 \mathrm{mV}\).


FIGURE 4. Expanded Trim Procedure (High Accuracy Applications).

\section*{NONUNITY GAINS}

Gain values greater than unity can be achieved by inserting resistor \(R_{x}\) between pin 5 and pin \(6 . R_{x} \simeq\left(A^{2}-1\right) \times 10 k+2 k\) where \(A\) is the desired value of gain \((1<A \leqslant 10)\). ( \(R_{x}\) is in ohms).


\section*{PRECISION QUADRATURE OSCILLATOR}

\section*{FEATURES}
- SINE AND COSINE OUTPUTS
- RESISTOR-PROGRAMMABLE FREQUENCY
- WIDE FREQUENCY RANGE: 0.002Hz to 20 kHz
- LOW DISTORTION: 0.2\% max up to 5kHz
- EASY ADJustments
- SMALL SIZE
- LOW COST

\section*{DESCRIPTION}

The Model 4423 is a precision quadrature oscillator. It has two outputs \(\mathbf{9 0}\) degrees out of phase with each other, thus providing sine and cosine wave outputs available at the same time. The 4423 is resistor programmable and is easy to use. It has low distortion ( \(0.2 \%\) max up to 5 kHz ) and excellent frequency and amplitude stability.
The Model 4423 also includes an uncommitted operational amplifier which may be used as a buffer, a level shifter, or as an independent operational amplifier. The 4423 is packaged in a versatile, small, low-cost DIP package.

Prices and Specifications subject to change without notice

\section*{ELECTRICAL}
\begin{tabular}{|c|c|c|c|c|}
\hline & MIN & TYP & MAX & UNITS \\
\hline \begin{tabular}{l}
FREQUENCY \\
Initial Frequency (no adjustments) Frequency Range (using 2 R's only) Frequency Range (using 2 R's and 2 C's) Accuracy of Frequency Equation* Stability vs Temperature Quadrature Phase Error
\end{tabular} & \[
\begin{gathered}
20.0 k \\
2 k \\
.0 .002
\end{gathered}
\] & \[
\begin{gathered}
205 \\
\\
\pm 1 \\
\pm 50 \\
\pm 0.1
\end{gathered}
\] & \[
\begin{gathered}
210 k \\
20 k \\
20 k \\
\pm 5 \\
\pm 100
\end{gathered}
\] & \begin{tabular}{l}
Hz \\
Hz \\
Hz \\
\% \\
ppm/ \({ }^{\circ} \mathrm{C}\) \\
degree
\end{tabular} \\
\hline \begin{tabular}{l}
DISTORTION \\
Sine Output (pin 1) 0.002 Hz to 5 kHz \\
\(\mathbf{5 k H z}\) to \(\mathbf{2 0 k H z}\) \\
Cosine Output (pin 7) 0.002 Hz to 5 kHz \\
\(\mathbf{5 k H z}\) to \(\mathbf{2 0 k H z}\) \\
Distortion vs Temperature
\end{tabular} & & \[
\begin{gathered}
0.2 \\
0.8 \\
0.015
\end{gathered}
\] & \[
\begin{aligned}
& 02 \\
& 05
\end{aligned}
\] & \[
\begin{gathered}
\% \\
\% \\
\% \\
\% \\
\% 1^{\circ} \mathbf{C}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
OUTPUT \\
Amplitude (Sine) \\
At \(20 \mathbf{k H z}\) \\
vs Temperature \\
vs Supply \\
Output Current \\
Output impedance
\end{tabular} & \[
\begin{aligned}
& 6.5 \\
& 1.5
\end{aligned}
\] & \[
\begin{gathered}
7 \\
0.05 \\
0.4 \\
5
\end{gathered}
\] & \begin{tabular}{l}
\[
75
\] \\
1
\end{tabular} & V rms \(\% /{ }^{\circ} \mathrm{C}\) V/V mA \(\Omega\) \\
\hline \begin{tabular}{l}
UNCOMMITTED OP AMP \\
Input Offset Voltage \\
Input Bias Current \\
Input Impedance \\
Open Loop Gain \\
Output Current
\end{tabular} & 5 & \[
\begin{gathered}
1.5 \\
275 \\
1 \\
90
\end{gathered}
\] & & \[
\begin{gathered}
\mathrm{mV} \\
\mathrm{nA} \\
\mathrm{M} \Omega \\
\mathrm{~dB} \\
\mathrm{~mA}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Rated Supply Voltage Supply Voltage Range Quiescent Current
\end{tabular} & \(\pm 12\) & \[
\begin{aligned}
& \pm 15 \\
& \pm 9
\end{aligned}
\] & \[
\begin{aligned}
& \pm 18 \\
& \pm 18
\end{aligned}
\] & \begin{tabular}{l}
VDC \\
VDC \\
mA
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specifications \\
Operation \\
Storage
\end{tabular} & \[
\begin{gathered}
0 \\
-25 \\
-55
\end{gathered}
\] & & \[
\begin{aligned}
& +70 \\
& +85 \\
& +125
\end{aligned}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline & & & & \\
\hline * May be trimmed for better accuracy. & & & & \\
\hline
\end{tabular}

\section*{PIN CONNECTIONS}
1. \(E_{1}\), Sine Output
2. Frequency Adjustment
3. Frequency Adjustment
4. +In, Uncommitted Op Amp
5. -In, Uncommitted Op Amp
6. Output, Uncommitted Op Amp
7. \(E_{2}\), Cosine Output
8. Frequency Adjustment
9. \(-V_{c c},-15 V D C\)
10. \(+V_{c c}+15 V D C\)
11. Common
12. Frequency Adjustment
13. Frequency Adjustment
14. Frequency Adjustment

\section*{MECHANICAL}


ROW SPACING - 7.6 ( \(0.300^{\prime \prime}\) )
WEIGHT - \(\mathbf{3 . 4} \mathrm{gms}(0.12 \mathrm{oz}\) )
CONNECTOR - 14 pin DIP connector
Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3.2).


FIGURE 1. Equivalent Circuit.


\section*{EXTERNAL CONNECTIONS}
1. 20 kHz Quadrature Oscillator

The 4423 does not require any external component to obtain a 20 kHz quadrature oscillator. The connection diagram is as shown in Figure 5.


FIGURE 5.
2. Resistor Programmable Quadrature Oscillator

For resistor programmable frequencies in the 2 kHz to 20 kHz frequency range, the connection diagram is shown in Figure 6. Note that only two resistors of equal value are required. The resistor \(R\) can be expressed by,
\[
\mathrm{R}=\frac{3.785 \mathrm{f}}{42.05-2 \mathrm{f}} \quad \begin{aligned}
& \mathrm{R} \text { in } \mathrm{k} \Omega \\
& \mathrm{f} \text { in } \mathrm{kHz}
\end{aligned}
\]


FIGURE 6.
3. Quadrature Oscillator Programmable to 0.002 Hz

For oscillator frequencies below 2000 Hz , use of two capacitors of equal value and two resistors of equal value as shown in Figure 7 is recommended. Connections shown in Figure 7 can be used to get oscillator frequency in the 0.002 Hz to 20 kHz range.

The frequency \(f\) can be expressed by:
\[
f=\frac{42.05 R}{(C+0.001)(3.785+2 R)}
\]
where, \(f\) is in Hz
C is in \(\mu \mathrm{F}\)
and \(R\) is in \(k \Omega\)


FIGURE 7.
For best results, the capacitor values shown in Table I should be selected with respect to their frequency ranges.
\begin{tabular}{|c|c|c|c|}
\hline\(f\) & \begin{tabular}{c}
20 kHz \\
to \\
2 kHz
\end{tabular} & \begin{tabular}{c}
2 kHz \\
to
\end{tabular} & \begin{tabular}{c}
200 Hz \\
to \\
200 Hz
\end{tabular} \\
\hline \(\mathbf{C}\) & 0 & \(0.01 \mu \mathrm{~F}\) & \(0.1 \mu \mathrm{~F}\) \\
\hline \begin{tabular}{c}
20 Hz \\
to \\
2 Hz
\end{tabular} & \begin{tabular}{c}
2 Hz \\
to
\end{tabular} & \begin{tabular}{c}
0.2 Hz
\end{tabular} & \begin{tabular}{c}
0.2 Hz \\
to
\end{tabular} \\
\hline \(1 \mu \mathrm{~F}\) & \(10 \mu \mathrm{~F}\) & 0.02 Hz & \begin{tabular}{c}
0.02 Hz \\
to \\
0.002 Hz
\end{tabular} \\
\hline
\end{tabular}

TABLE I.
After selecting the capacitor for a particular frequency the value of the required resistor can be obtained by using the resistor selection curve shown in Figure 8 or by the expression:
\[
R=\frac{3.785 f(C+0.001)}{42.05-2 f(C+0.001)}
\]
where,
\(R\) is in \(k \Omega\)
f is in Hz
and C is in \(\mu \mathrm{F}\)


FIGURE 8.
The curves shown in Figure 8 are provided only as a nomographic design aid. The selection of capacitor values is not limited to the values shown in Figure 8. Any suitable combination of \(R\) and \(C\) values which satisfies the expression relating \(R, F\) and \(C\) as shown above, would work satisfactorily with the 4423.

\section*{NOTES ON TYPES OF CAPACITORS TO USE:}

There are various kinds of capacitors available for use. There are polarized, also known as DC capacitors and non-polarized, also known as AC capacitors available. Of these two types, the polarized capacitors cannot be used with 4423 to set the frequencies.
Commonly available non-polarized capacitors include NPO ceramic, silver mica, teflon, polystyrene, polycarbonate, mylar, ceramic disc etc. A comparison is shown in Table II.
\begin{tabular}{|l|c|c|c|}
\hline & \begin{tabular}{c} 
Capacitance \\
Range \((\mu \mathrm{F})\)
\end{tabular} & \begin{tabular}{c} 
Temperature \\
Coefficients \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\end{tabular} & \begin{tabular}{c} 
Dissipation \\
Factor (\%)
\end{tabular} \\
\hline NPO Ceramic & \(5 \mathrm{pF}-01 \mu \mathrm{~F}\) & 30 & 005 \\
Sılver Mica & \(5 \mathrm{pF}-0047 \mu \mathrm{~F}\) \\
Teflon & \(0001-100 \mu \mathrm{~F}\) & 200 & 005 \\
Polystyrene & \(0001-500 \mu \mathrm{~F}\) & 100 & 001 \\
Polycarbonate & \(0001-1000 \mu \mathrm{~F}\) & 90 & 003 \\
Metalızed Teflon & \(0001-100 \mu \mathrm{~F}\) & 60 & 008 \\
Metalızed & \(0001-1000 \mu \mathrm{~F}\) & 10 & 01 \\
Polycarbonate & \(0.001-1000 \mu \mathrm{~F}\) & 700 & 04 \\
Mylar & \(0001-2000 \mu \mathrm{~F}\) & 700 & 0.7 \\
Metalızed Mylar & \(5 \mathrm{pF}-05 \mu \mathrm{~F}\) & 10,000 & 1 \\
Ceramic Disc & & 3 \\
\hline
\end{tabular}

TABLE II.
For use with the 4423 oscillator, the choice of capacitors depends mainly on the user's application, error budget and cost budget. Note that the specifications of 4423 do not include the error contribution of the external components. The errors sourced by external components normally have to be added to the 4423 specifications.
As a general selection criteria we recommend the use of the above table. Start from the top of the list in the above table. If the capacitor is found unsuitable due to it being too large in size, too expensive, or is not easily available, then move down in the list for the next best selection. In any case do not choose or use any capacitors with dissipation factors greater than \(1 \%\). Such a capacitor would stop 4423 oscillation.

\section*{DISSIPATION FACTOR (DF)}

A capacitor can be modeled by an ideal capacitor in parallel with an internal resistor whose value depends on its dissipation factor (DF). Mathematically, the internal resistor R is given by,
\[
\mathrm{R}=\frac{1}{2 \pi \mathrm{f} C(\mathrm{DF})}
\]
where R is in \(\Omega\), f is the Hz , and C is in farads.
For example, the DF of ceramic disc capacitors is of the order of \(3 \%\), which for a \(0.01 \mu \mathrm{~F}\) capacitor would look like having an internal resistor of \(530 \mathrm{k} \Omega\) at 1 kHz . The \(530 \mathrm{k} \Omega\) value resistor is small enough to stop the 4423 oscillator from oscillating.
Some capacitor manufacturers use the terms "Power Factor" (PF) or "Q Factor" (Q) instead of the term "Dissipation Factor". These terms are similar in meaning and are mathematically related by,
\[
(P F)=\frac{(D F)}{\sqrt{1+(D F)^{2}}} ; \quad Q=\frac{1}{(D F)}
\]

\section*{OSCILLATION AMPLITUDE}

It takes a finite time to build up the amplitude of the oscillation to its final full scale value. There is a relationship between the amplitude build-up time and the frequency. The lower the frequency, the longer the amplitude build-up time. For example, typically it takes 250 seconds at \(1 \mathrm{~Hz}, 30\) seconds at \(10 \mathrm{~Hz}, 4\) seconds at 100 \(\mathrm{Hz}, 400\) milliseconds at 1 kHz , and 40 milliseconds at 10 kHz oscillator frequencies.
There are two methods available to shorten this normal amplitude build-up time. But there is also a relationship between the amplitude build-up time and distortion at final amplitude value. When the amplitude build-up time is shortened, the distortion can get worse.
One method to shorten the amplitude build-up time is to connect a resistor between pin 3 and pin 14. The lower this resistor is the shorter will be the time to build up amplitude of the oscillation, and worse will be the distortion of the output waveform. For example, a \(100 \mathrm{k} \Omega\) resistor would shorten the amplitude build up time from 15 seconds to 1 second at 20 Hz frequency, but the distortion could be degraded from tpically \(0.05 \%\) to \(0.5 \%\).
The other method is to momentarily insert a \(1 \mathrm{k} \Omega\) resistor via a reset switch betwen pin 3 and pin 14. The amplitude of oscillation is built up instantaneously when the reset switch is pushed. There will be no degradation of distortion with this method since the \(1 \mathrm{k} \Omega\) resistor does not remain in the circuit continuously.
110101001...


\section*{DIGITAL-TO-ANALOG CONVERTERS}

Burr-Brown offers a broad variety of Digital-to-Analog (D/A) converter products engineered to meet the most critical requirements for stability and reliability.
General purpose instrumentation D/As range in resolution from 12 to 18 bits. These models include industry standard products-many originated by Burr-Brown-as well as more complete, higher accuracy solutions. BurrBrown's products are carefully designed and manufactured to minimize product variations, making them ideal for test equipment, process control, and other industrial and analytical applications.
PCM D/A converters are designed and tested to deliver excellent dynamic performance. The resolutions of these products are 16 and 18 bits. Typical applications are compact disc players, digital frequency synthesis, and telecommunications systems.
High-speed D/A converters offer very fast settling current output. Models are available with TTL or ECL logic inputs. These products are ideal for very high frequency synthesis and control systems.

\section*{DIGITAL-TO-ANALOG CONVERTERS SELECTION GUIDES}

The Selection Guides show parameters for the high grade. Refer to the Product Data Sheet for a full selection of grades. Models shown in boldface are new products introduced since publication of the previous Burr-Brown IC Data Book.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Description & Model \({ }^{\text {Res }}\) & esolution (Bits) & n Linearity Error (\%FSR) & Settlin Time ( \(\mu \mathrm{s}\) ) & \begin{tabular}{l}
g \\
Output \\
Range (V)
\end{tabular} & Temp Range \({ }^{(1)}\) & Pkg \({ }^{(2)}\) & \begin{tabular}{l}
\[
Q, B I^{(3)}
\] \\
Screen
\end{tabular} & Page \\
\hline Very High Resolution & DAC729 & 18 & \(\pm 0.00075\) & 5 & 5,10,20 U/B \({ }^{(4)}\) & Com & HCD & Q, BI & 6.1-80 \\
\hline \multirow[t]{4}{*}{High Resolution} & DAC700 & 16 & \(\pm 0.0015\) & 1 & \(-2 m A \cup\) & Com, Ind, Mil & HCD & Q, BI & 6.1-43 \\
\hline & DAC701 & 16 & \(\pm 0.0015\) & 8 & 10 U & Com, Ind, Mil & HCD & Q, BI & 6.1-43 \\
\hline & DAC702 & 16 & \(\pm 0.0015\) & 1 & \(\pm 1 \mathrm{~mA} \mathrm{~B}\) & Com, Ind, Mil & HCD,PDIP & Q, BI & 6.1-43 \\
\hline & DAC703 & 16 & \(\pm 0.0015\) & 8 & \(\pm 10 \mathrm{~B}\) & Com, Ind, Mil & \[
\begin{aligned}
& \text { HCD,PDIP, } \\
& \text { SOIC }
\end{aligned}
\] & Q, BI & 6.1-43 \\
\hline \multirow[t]{4}{*}{High Resolution} & DAC70BH & H 16 & \(\pm 0.003\) & 1 & \multicolumn{2}{|l|}{\begin{tabular}{l}
\(\pm 1 \mathrm{~mA}, \quad\) Ind \\
0 to -2 mA U/B
\end{tabular}} & HCD & Q, BI & 6.1-5 \\
\hline & DAC71 & 16 & \(\pm 0.003\) & 8 & \multicolumn{2}{|l|}{\multirow[t]{3}{*}{\[
\begin{array}{lc} 
\pm 1 \mathrm{~mA}, & \text { Com } \\
-2 \mathrm{~mA}, 10,20 \mathrm{U} / \mathrm{B} \\
\pm 1 \mathrm{~mA}, & \text { Ind } \\
-2 \mathrm{~mA}, 10,20 \mathrm{U} / \mathrm{B}
\end{array}
\]}} & HCD & Q, BI & 6.1-13 \\
\hline & & & & & & & & & \\
\hline & DAC72BH & H 16 & \(\pm 0.003\) & 1 & & & HCD & Q, BI & 6.1-5 \\
\hline \multirow[t]{5}{*}{Bus Interface, High Resolution} & DAC705 & 16 & \(\pm 0.003\) & 8 & \(\pm 5 \mathrm{~V}\) & Com, Ind, Mil & HCD & Q, BI & 6.1-53 \\
\hline & DAC706 & 16 & \(\pm 0.003\) & 1 & \(\pm 1 \mathrm{~mA}\) & Com, Ind, Mil & HCD & Q, BI & 6.1-53 \\
\hline & DAC707 & 16 & \(\pm 0.003\) & 8 & \(\pm 10 \mathrm{~B}\) & Com, Ind, Mil & HCD, PDIP & Q, BI & 6.1-53 \\
\hline & DAC708 & 16 & \(\pm 0.003\) & 1 & \[
\begin{aligned}
& \pm 1 \mathrm{~mA}, \mathrm{U} / \mathrm{B} \\
& 0 \text { to }-2 \mathrm{~mA}
\end{aligned}
\] & Com, Ind, Mil & HCD & Q, BI & 6.1-53 \\
\hline & DAC709 & 16 & \(\pm 0.003\) & 8 & \(\pm 5, \pm 10,10\) U/B & Com, Ind, Mil & HCD & Q, BI & 6.1-53 \\
\hline Dual, Bus Interface, High Resolution & DAC725 & 16 & \(\pm 0.003\) & 8 & \(\pm 5, \pm 10,10\) B & Com, Ind & HCD, PDIP & Q, BI & 6.1-72 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{Low Cost, High Resolution} & DAC710 & 16 & \(\pm 0.003\) & 8 typ & \(\pm 1 \mathrm{~mA}\) & Com & HCD & & 6.1-65 \\
\hline & DAC711 & 16 & \(\pm 0.003\) & 8 typ & \(\pm 10\) & Com & HCD & & 6.1-65 \\
\hline & DAC1600 & 16 & \(\pm 0.003\) & 8 typ & \(\pm 10 \mathrm{~B}\) & Com & PDIP & & 6.1-108 \\
\hline \multirow[t]{2}{*}{Low Cost, Bus Interface} & DAC811 & 12 & \(\pm 0.006\) & 4 & \multicolumn{2}{|l|}{\(\pm 5, \pm 10,10\) U/B Com, Ind, Mil} & HCD, PDIP, & \multirow[t]{2}{*}{Q, BI} & 6.1-90 \\
\hline & DAC1201 & 12 & \(\pm 0.018\) & 4 typ & \(\pm 5, \pm 10,10\) U/B & B Com & PDIP & & 6.1-103 \\
\hline \multirow[t]{2}{*}{CMOS, Industry Std} & \multicolumn{2}{|l|}{DAC7541A 12} & \(\pm 0.012\) & 1 & Multiplying & Com, Ind, Mil & HCD, PDIP, SOIC & Q, BI & 6.1-112 \\
\hline & DAC7545 & 12 & \(\pm 0.012\) & 2 & Multiplying C & Com, Ind, Mil & HCD, PDIP, SOIC & Q, BI & 6.1-120 \\
\hline
\end{tabular}

NOTES: (1) Temperature Range: \(\mathrm{Com}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\), Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}, \mathrm{Mil}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). (2) \(\mathrm{HCD}=\) Hermetic Ceramic DIP, PDIP = Plastic DIP, SOIC = Surface Mount Package. (3) Q indicates that optional reliability screening is available for the model. Bl indicates that an optional 160 hour burn-in is available for the model. (4) \(\mathrm{U} / \mathrm{B}\) indicates the output voltage polarity range for the model: \(\mathrm{U}=\) unipolar, \(\mathrm{B}=\) bipolar.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Description & Model \({ }^{\text {Re }}\) & esolution (Bits) & Linearity Error (\%FSB) & Settling Time R) ( \(\mu \mathrm{s}\) ) & \begin{tabular}{l}
Output \\
Range (V)
\end{tabular} & Temp Range \({ }^{(1)}\) & Pkg \({ }^{(2)}\) & \begin{tabular}{l}
\[
\mathbf{Q}, \mathrm{BI}^{(3)}
\] \\
Screen
\end{tabular} & Page \\
\hline Bus Interface & DAC8012 & 212 & \(\pm 0.012\) & 1 & Multiplying & Com, Ind, Mil & HCD, PDIP, SOIC & Q, BI & 6.1-127 \\
\hline Lowest Cost Industry Std & DAC1200 & 12 & \(\pm 0.018\) & 0.3, 3 typ & \[
\begin{aligned}
& \pm 1 \mathrm{~mA},-2 \mathrm{~mA}, \\
& 10,20 \cup / B
\end{aligned}
\] & & PDIP & & 6.1-99 \\
\hline \multirow[t]{2}{*}{Low Cost Industry Std} & DAC80 & 12 & \(\pm 0.012\) & 0.3, 3 typ & \[
\begin{aligned}
& \pm 1 \mathrm{~mA},-2 \mathrm{~mA} \\
& 10,20 \mathrm{U} / \mathrm{B}
\end{aligned}
\] & Com,Ind & HCD, PDIP & Q, BI & 6.1-27 \\
\hline & DAC85H & 12 & \(\pm 0.012\) & 0.3, 3 typ & \[
\begin{aligned}
& \pm 1 \mathrm{~mA},-2 \mathrm{~mA}, \\
& 10,20 \mathrm{U} / \mathrm{B}
\end{aligned}
\] & Com, Ind & HCD & Q, BI & 6.1-35 \\
\hline Mlitary Temp Industry Std & DAC87H & 12 & \(\pm 0.012\) & 0.3, 3 typ & \[
\begin{aligned}
& \pm 1 \mathrm{~mA},-2 \mathrm{~mA} \\
& 10,20 \mathrm{U} / \mathrm{B}
\end{aligned}
\] & Mil & HCD & Q, BI & 6.1-35 \\
\hline
\end{tabular}

NOTES: (1) Temperature Range: \(\mathrm{Com}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\), \(\operatorname{Ind}=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), \(\mathrm{Mil}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). (2) \(\mathrm{HCD}=\) Hermetic Ceramic DIP, PDIP = Plastic DIP, SOIC = Surface Mount Package. (3) Qindicates that optional reliability screening is available for the model. BI indicates that an optional 160 hour burn-in is available for the model. (4) \(\mathrm{U} / \mathrm{B}\) indicates the output voltage polarity range for the model: \(\mathrm{U}=\) unipolar, \(\mathrm{B}=\) bipolar.

AUDIO, COMMUNICATIONS, DSP DIGITAL-TO-ANALOG CONVERTERS \(\quad\) Boldface \(=\) NEW
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Model & Resolution (Bits) & Linearity Error (\%FSR) & Time ( \(\mu \mathrm{s}\) ) & \begin{tabular}{l}
Settling \\
Output \\
Range (V)
\end{tabular} & Temp Range \({ }^{(1)}\) & Pkg \({ }^{(2)}\) & \[
\begin{aligned}
& \text { Q, BI }{ }^{(3)} \\
& \text { Screen }
\end{aligned}
\] & Page \\
\hline DAC63 & 12 & \(\pm 0.012\) & 50 ns & \(\pm 5,10 \mathrm{~mA}\) & Ind & 24-p HDIP & NA & 6.2-135 \\
\hline DAC65 & 12 & \(\pm 0.012\) & 40ns & \(\pm 1.2, \pm 6.35 \mathrm{~mA}\) & Ind & 24-p HDIP & Q & 6.2-143 \\
\hline DAC812 & 12 & \(\pm 0.012\) & 50ns & \(\pm 5,10 \mathrm{~mA}\) & Ind & 24-p HDIP & NA & 6.2-146 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Model & Resolution (Bits) & Max THD \(+N\)
\[
\left(\mathrm{V}_{\text {out }}= \pm \mathrm{FS}\right)
\] & Output Range (V) & \begin{tabular}{l}
Input \\
Format
\end{tabular} & \begin{tabular}{l}
Supply \\
Range (V)
\end{tabular} & Pkg & Power Dissipation (mW) & Page \\
\hline PCM53 & 16 & -88dB (JG) & \[
\begin{aligned}
& \pm 10(-\mathrm{V}) \\
& -88 \mathrm{~dB}(\mathrm{JP}) \\
& -92 \mathrm{~dB}(\mathrm{KP})
\end{aligned}
\] & Parallel
\[
\pm 1 \mathrm{~mA}(-1)
\] & \(\pm 15,+5\) & 24-p DIP & 600 & 6.2-152 \\
\hline PCM54 & 16 & -82dB (HP) & \[
\begin{aligned}
& \pm 3, \pm 1 \mathrm{~mA} \\
& -88 \mathrm{~dB}(\mathrm{JP}) \\
& -92 \mathrm{~dB}(\mathrm{KP})
\end{aligned}
\] & Parallel & \(\pm 5\) to \(\pm 12\) & 28-p DIP & 300 & 6.2-164 \\
\hline PCM55 & 16 & -82dB (HP) & \[
\begin{aligned}
& \pm 3, \pm 1 \mathrm{~mA} \\
& -88 \mathrm{~dB}(\mathrm{JP})
\end{aligned}
\] & Parallel & \(\pm 5\) to \(\pm 12\) & 24-p SOIC & 125 & 6.2-164 \\
\hline
\end{tabular}

\footnotetext{
NOTES: (1) Temperature Range: \(\mathrm{Com}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\), \(\mathrm{Ind}=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}, \mathrm{Mil}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). (2) \(\mathrm{HCD}=\) Hermetic Ceramic DIP, PDIP = Plastic DIP, SOIC = Surface Mount Package. (3) Q indicates that optional reliability screening is available for the model. BI indicates that an optional 160 hour burn-in is available for the model. (4) \(\mathrm{U} / \mathrm{B}\) indicates the output voltage polarity range for the model: \(\mathrm{U}=\) unipolar, \(\mathrm{B}=\) bipolar.
}
(Continued on next page.)

AUDIO, COMMUNICATIONS, DSP DIGITAL-TO-ANALOG CONVERTERS (Continued)
Boldface \(=\) NEW
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Model & Resolution (Bits) & Max THD +N
\[
\left(\mathrm{V}_{\text {out }}= \pm \mathrm{FS}\right)
\] & Output Range (V) & \begin{tabular}{l}
Input \\
Format
\end{tabular} & \begin{tabular}{l}
Supply \\
Range (V)
\end{tabular} & Pkg & Power Dissipation (mW) & Page \\
\hline PCM56 & 16 & \[
\begin{aligned}
& -82 \mathrm{~dB}(\mathrm{P}) \\
& -88 \mathrm{~dB}(\mathrm{P}-\mathrm{J}) \\
& -92 \mathrm{~dB}(\mathrm{P}-\mathrm{K})
\end{aligned}
\] & \(\pm 3, \pm 1 \mathrm{~mA}\) & Serial Latched & \(\pm 5\) to \(\pm 12\) & 16-p DIP & 260 & 6.2-172 \\
\hline PCM60 & 16 & \[
\begin{aligned}
& -82 \mathrm{~dB}(\mathrm{P}) \\
& -88 \mathrm{~dB}(\mathrm{P}-\mathrm{J}) \\
& -92 \mathrm{~dB}(\mathrm{P}-\mathrm{K})
\end{aligned}
\] & \begin{tabular}{l}
\[
2.8 \mathrm{Vp}-\mathrm{p}
\] \\
2-Channel
\end{tabular} & Serial Latched & +5 & 24-p SOIC & 50 & 6.2-186 \\
\hline PCM5 & 18 & \[
\begin{aligned}
& -92 \mathrm{~dB}(\mathrm{P}) \\
& -94 \mathrm{~dB}(\mathrm{P}-\mathrm{J}) \\
& -96 \mathrm{~dB}(\mathrm{P}-\mathrm{K})
\end{aligned}
\] & \(\pm 1 \mathrm{~mA}\) & \begin{tabular}{l}
Serial \\
Latched
\end{tabular} & +5, -12 & 28-p DIP & 400 & 6.2-180 \\
\hline PCM64 & 18 & -96dB & \(\pm 1 \mathrm{~mA}\) & Parallel & +5, -15 & \[
\begin{aligned}
& \text { 42-p "Shrink } \\
& \text { DIP }
\end{aligned}
\] & \[
\text { k" } 400
\] & 6.2-194 \\
\hline
\end{tabular}

NOTES: (1) Temperature Range: \(\mathrm{Com}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\), Ind \(=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\), Mil \(=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). (2) \(\mathrm{HCD}=\) Hermetic Ceramic DIP, PDIP = Plastic DIP, SOIC = Surface Mount Package. (3) Q indicates that optional reliability screening is available for the model. BI indicates that an optional 160 hour burn-in is available for the model. (4) U/B indicates the output voltage polarity range for the model: \(\mathrm{U}=\) unipolar, \(\mathrm{B}=\) bipolar.

MODELS STILL AVAILABLE BUT NOT FEATURED IN THIS BOOK
DAC10HT
DAC90BG
DAC90SG
DAC800P-CBI-V
DAC800P-CBI-I
DAC800-CBI-V
DAC800-CBI-I
DAC850-CBI-V
DAC850-CBI-I
DAC851-CBI-V
DAC851-CBI-I


\section*{Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTERS}

\section*{FEATURES}
- 16-BIT RESOLUTION
- \(\pm 0.003 \%\) MAXIMUM NONLINEARITY
- LOW DRIFT \(\pm 7 p p m /{ }^{\circ} \mathrm{C}\), (TYPICAL)
- MONOLITHIC CONSTRUCTION
- EXACT DAC70/72 HYBRID REPLACEMENT
- MONOTONIC (AT 14 BITS) OVER FULL SPECIFICATION TEMPERATURE RANGE
- CURRENT AND VOLTAGE MODELS

\section*{DESCRIPTION}

The DAC70BH/72BH are complete 16-bit digital-to- analog converters that include a precision buriedzener voltage reference and a low-noise, fast-setting output operational amplifier (voltage output models), all on one small monolithic chip. A combination of current-switch design techniques accomplishes not only 14 -bit monotonicity over the entire specified temperature range but also a maximum end-point linearity error of \(\pm 0.003 \%\) of full-scale range. Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C-, 54/74HCcompatible over the entire temperature range. Outputs of 0 to \(+10 \mathrm{~V}, \pm 10 \mathrm{~V}, 0\) to -2 mA , and \(\pm 1 \mathrm{~mA}\) are available.
These D/A converters are packaged in hermetic 24pin ceramic side-brazed packages.


\section*{SPECIFICATIONS}

ELECTRICAL
Typical at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) and rated power supplies unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} & \multicolumn{3}{|c|}{DAC70BH} & \multicolumn{3}{|c|}{DAC72BH} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{8}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
DIGITAL INPUT \\
Resolution, CSB, COB
\[
\begin{aligned}
\text { Digital Inputs }^{(1)} . & V_{I H} \\
& V_{I L} \\
& I_{I H} V_{1}=+2.7 \mathrm{~V} \\
& I_{\mathrm{IL}} V_{1}=+0.4 \mathrm{~V}
\end{aligned}
\]
\end{tabular} & +2.4
0 & & \[
\begin{gathered}
16 \\
+55 \\
+0.4 \\
+40 \\
-1.6
\end{gathered}
\] & * & & * & \begin{tabular}{l}
Bits \\
V \\
V \\
\(\mu \mathrm{A}\) \\
mA
\end{tabular} \\
\hline \multicolumn{8}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \({ }^{(2)}\) \\
Linearity Error At \(+25^{\circ} \mathrm{C}\) \\
Gain Error \({ }^{(4)}\) : Voltage \\
Current \\
Offset Error \({ }^{(4)}\) : Voltage, Unipolar \\
Bipolar \\
Current, Unipolar \\
Bipolar \\
Monotonicity Temperature Range (14 bits)
\end{tabular} & -25 & & \[
\begin{gathered}
\pm 0.003 \\
\pm 0.05 \\
\\
\pm 1 \\
\pm 1 \\
+85
\end{gathered}
\] & & \(\pm 0.05\)
\(\pm 0.05\)
\(\pm 0.10\) & \[
\begin{gathered}
\pm 0.15 \\
\pm 0.25 \\
\pm 2 \\
\pm 10 \\
* \\
\pm 5
\end{gathered}
\] & \(\%\) of FSR \(^{(3)}\)
\(\%\)
\(\%\)
\(m V\)
\(m V\)
\(\mu A\)
\(\mu A\)
\({ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l}
DRIFT (OVER SPECIFIED \\
TEMPERATURE RANGE) \\
Total Bipolar Drift (Includes \\
Gain, Offset, and Linearity Drift): \({ }^{\text {(s) }}\) \\
Total Error Over Temperature Range: \\
Voltage, Unipolar \\
Bipolar \\
Current, Unipolar \\
Bipolar \\
Gain: Voltage \\
Current \\
Offset. Voltage, Unipolar \\
Bipolar \\
Current, Unipolar \\
Bipolar \\
Differential Linearity over Temperature \\
Linearity over Temperature
\end{tabular} & & \[
\begin{gathered}
\pm 10 \\
\pm 012 \\
\pm 0.12 \\
\\
\pm 1 \\
\pm 1
\end{gathered}
\] & \begin{tabular}{l}
\(\pm 7\) \\
\(\pm 5\) \\
\(\pm 2\)
\end{tabular} & & \begin{tabular}{l}
\(\pm 5\) \\
\(\pm 5\) \\
\(\pm 1\)
\end{tabular} & \[
\begin{gathered}
\pm 11 \\
\pm 40 \\
\pm 0.072 \\
\pm 0.072 \\
\pm 0.24 \\
\pm 0.24 \\
\pm 20 \\
\pm 47 \\
\pm 2 \\
\pm 8 \\
\pm 1 \\
\pm 35 \\
\pm 1 \\
\pm 1
\end{gathered}
\] & \begin{tabular}{l}
ppm-of FSR \(/{ }^{\circ} \mathrm{C}\) ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
\% of FSR \\
\(\%\) of FSR \\
\(\%\) of FSR \\
\% of FSR \\
ppm \(/{ }^{\circ} \mathrm{C}\) \\
ppm \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
SETTLING TIME \({ }^{(8)}\) \\
Voltage Models (to \(\pm 0.003 \%\) of FSR) \\
Output: 20V Step 1LSB Step \({ }^{(7)}\) \\
Slew Rate \\
Switchıng Transient \({ }^{(8)}\) \\
Current Models (to \(\pm 0.003 \%\) of FSR) \\
Output, 2 mA step: \(10 \Omega\) to \(100 \Omega\) load \(1 \mathrm{k} \Omega\) load
\end{tabular} & & \[
\begin{aligned}
& 15 \\
& 50
\end{aligned}
\] & & & \[
\begin{gathered}
5 \\
3 \\
10 \\
500
\end{gathered}
\] & \begin{tabular}{l}
10 \\
5 \\
1 \\
3
\end{tabular} & \(\mu \mathrm{s}\)
\(\mu \mathrm{s}\)
\(\mathrm{V} / \mu \mathrm{A}\)
mV
\(\mu \mathrm{s}\)
\(\mu \mathrm{s}\) \\
\hline \multicolumn{8}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
ANALOG OUTPUT \\
Voltage Models \\
Ranges: CSB \\
COB \\
Output Current \\
Output Impedance (DC) \\
Short Circuit Duration \\
Current Models \\
Ranges: CSB \\
COB \\
Output Impedance: Unipolar Bipolar \\
Compliance
\end{tabular} & & \[
\begin{gathered}
0 \text { to }-2 \\
\pm 1 \\
4.0 \\
2.45 \\
\pm 2.5
\end{gathered}
\] & & \(\pm 5\) & \[
\begin{gathered}
0 \text { to }+10 \\
\pm 10 \\
0.05
\end{gathered}
\]
nite to Cor & & \begin{tabular}{l}
\(V\)
\(V\)
\(m A\)
\(\Omega\) \\
mA \\
mA \\
\(k \Omega\) \\
\(k \Omega\) \\
V
\end{tabular} \\
\hline INTERNAL VOLTAGE REFERENCE Maxımum External Current Temperature Coefficient of Drift & 6.0 & \[
\begin{gathered}
6.3 \\
\pm 200 \\
\pm 7
\end{gathered}
\] & 6.6 & * & \[
\pm 10
\] & \[
\pm 200
\] &  \\
\hline
\end{tabular}

ELECTRICAL (CONT)
Typical at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) and rated power supplies unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} & \multicolumn{3}{|c|}{DAC70BH} & \multicolumn{3}{|c|}{DAC72BH} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline ```
POWER SUPPLY SENSITIVITY
Unıpolar Offset: \pm15VDC
                        +5VDC
Bipolar Offset: \pm15VDC
            +5VDC
Gain: \pm15VDC
    +5VDC
``` & & \[
\begin{aligned}
& \pm 0001 \\
& \pm 0001 \\
& \pm 0004 \\
& \pm .0001 \\
& \pm 0001 \\
& \pm 0005
\end{aligned}
\] & & &  & & \% of FSR/\% Vcc \% of FSR/\% V \(\mathrm{V}_{\mathrm{DD}}\) \% of FSR/\% Vcc \% of FSR/\% VD \% of FSR/\% Vcc \(\%\) of FSR/\% V \(V_{D D}\) \\
\hline \begin{tabular}{l}
POWER SUPPLY REQUIREMENTS \\
Voltage \\
Supply Drain: \(\pm 15 \mathrm{VDC}\) (no load) +5VDC (logic supply)
\end{tabular} & \(\pm 14\) 5, +4.75 & \[
\begin{gathered}
\pm 15.0,+5.0 \\
\pm 20 \\
+5
\end{gathered}
\] & \(\pm 15.5,+5.25\) & * & * & \[
\begin{aligned}
& \pm 30 \\
& \pm 10
\end{aligned}
\] & VDC mA mA \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Storage
\end{tabular} & \[
\begin{aligned}
& -25 \\
& -60
\end{aligned}
\] & & \[
\begin{aligned}
& +85 \\
& +150
\end{aligned}
\] & * & & * & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
*Specification same as DAC70
NOTES: (1) Digital inputs are TTL, LSTTL, \(54 / 74 \mathrm{C}, 54 / 74 \mathrm{HC}\), and \(54 / 74 \mathrm{HTC}\) compatible over the operating voltage range of \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) to +15 V and over the specified temperature range. The input switching threshold remains at the TTL threshold of 14 V over the supply range of \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) to +15 V . (2) Current-output models are specified and tested with an external output operational amplifier connected using the internal feedback resistor in all parameters except setting time. (3) FSR means full-scale range and is 20 V for the \(\pm 10 \mathrm{~V}\) range ( \(C O B-\mathrm{V}\) ), 10 V for the 0 to +10 V range (CSB-V) FSR is 2 mA for the \(\pm 1 \mathrm{~mA}\) range (COB-1) and the 0 to -2 mA range (CSB-I) (4) Adjustable to zero with external trim potentiometer (5) With gain and zero errors adjusted to zero at \(+25^{\circ} \mathrm{C}\) (6) Maximum represents the \(3 \sigma\) limit. Not \(100 \%\) tested for this parameter. (7) LSB is for 14-bit resolution. (8) At the major carry, 7 FFF \(_{\mathrm{H}}\) to \(8000_{\mathrm{H}}\) and \(8000_{\mathrm{H}}\) to \(7 \mathrm{FFF}_{\mathrm{H}}\)

\section*{CONNECTION DIAGRAM}


PIN ASSIGNMENTS
\begin{tabular}{|c|c|c|}
\hline & Pin & \\
\hline 1 Models & No & V Models \\
\hline (MSB) Bit 1 & 1 & Bit 1 (MSB) \\
\hline Bit 2 & 2 & Bit 2 \\
\hline Bit 3 & 3 & Bit 3 \\
\hline Bit 4 & 4 & Bit 4 \\
\hline Bit 5 & 5 & Bit 5 \\
\hline Bit 6 & 6 & Bit 6 \\
\hline Bit 7 & 7 & Bit 7 \\
\hline Bit 8 & 8 & Bit 8 \\
\hline Bit 9 & 9 & Bit 9 \\
\hline Bit 10 & 10 & Bit 10 \\
\hline Bit 11 & 11 & Bit 11 \\
\hline Bit 12 & 12 & Bit 12 \\
\hline Bit 13 & 13 & Bit 13 \\
\hline Bit 14 & 14 & Bit 14 \\
\hline Bit 15 & 15 & Bit 15 \\
\hline (LSB) Bit 16 & 16 & Bit 16 (LSB \\
\hline RF & 17 & Vout \\
\hline +5VDC & 18 & +5VDC \\
\hline -15VDC & 19 & -15VDC \\
\hline COMMON & 20 & COMMON \\
\hline lout & 21 & SUMMING JUNCTION \\
\hline GAIN ADJUST & 22 & GAIN ADJUST \\
\hline +15VDC & 23 & +15VDC \\
\hline 6 3V REF OUT & 24 & 6.3V REF. OUT \\
\hline
\end{tabular}

MECHANICAL

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow{2}{*}{} & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } DIM & MIN & MAX & MIN & MAX \\
\hline A & 1238 & 1262 & 3145 & 3205 \\
\hline B & 586 & 602 & 1488 & 15.29 \\
\hline C & 160 & 196 & 4.06 & 498 \\
\hline D & 016 & 020 & 0.41 & 051 \\
\hline F & 038 & 042 & 097 & 107 \\
\hline G & .100 BASIC & \multicolumn{2}{|c|}{254 BASIC } \\
\hline H & \multicolumn{2}{|c|}{067} & .085 & 1.70 & 216 \\
\hline J & 008 & 012 & \multicolumn{2}{|c|}{020} & 030 \\
\hline K & \multicolumn{2}{|c|}{170 BASIC } & \multicolumn{2}{|c|}{432} & BASIC \\
\hline L & \multicolumn{2}{|c|}{600 BASIC } & \multicolumn{2}{|c|}{1524} & BASIC \\
\hline N & \multicolumn{2}{|c|}{040} & 060 & \multicolumn{2}{|c|}{102} \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM SPECIFICATIONS}
\begin{tabular}{|c|c|}
\hline \(+V_{c c}\) to Common & OV to +16.5 V \\
\hline - Vcc to Common & . . OV to -16.5V \\
\hline \(+V_{D D}\) to Common & OV to +16.5 V \\
\hline Logic Inputs to Common & ... OV to VDD \\
\hline Maximum Power Dissipation & . 1000 mW \\
\hline Lead Temperature (10s) .. & ... \(300^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

ORDERING INFORMATION
\begin{tabular}{|ll|}
\hline \multicolumn{2}{|c|}{ MODELS } \\
\hline \multicolumn{2}{|c|}{ Complementary Offset Binary Coding } \\
\hline DAC70BH-COB-I & lout DAC \\
DAC70BH-COB-IBI & Burn-in Option \({ }^{(1)}\) \\
DAC72BH-COB-I & lout DAC \\
DAC72BH-COB-IBI & Burn-In Option \({ }^{(1)}\) \\
DAC72BH-COB-V & Vout DAC \\
DAC72BH-COB-VBI & Burn-In Option \({ }^{(1)}\) \\
\hline \multicolumn{2}{|c|}{ Complementary Straight Binary Coding } \\
\hline DAC70BH-CSB-I & lout DAC \\
DAC70BH-CSB-IBI & Burn-In Option \({ }^{(1)}\) \\
DAC72BH-CSB-I & lout DAC \\
DAC72BH-CSB-IBI & Burn-in Option \({ }^{(1)}\) \\
DAC72BH-CSB-V & Vout DAC \\
DAC72BH-CSB-VBI & Burn-In Option \({ }^{(1)}\) \\
\hline
\end{tabular}

NOTE. 1) 160 hours at \(85^{\circ} \mathrm{C}\) or equivalent. See text

\section*{DISCUSSION OF SPECIFICATIONS}

\section*{digital infut codes}

The DAC70BH/72BH accept complementary digital input codes in either binary format (CSB, Unipolar or COB, Bipolar). The COB models may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

TABLE I. Digital Input Codes.
\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{Digital Input Codes} & \multicolumn{3}{|c|}{Analog Output} \\
\hline & Complementary Straight Bınary (CSB) & Complementary Offset Binary (COB) & \[
\begin{aligned}
& \text { Complementary } \\
& \text { Two's Complement } \\
& \text { (CTC)* }
\end{aligned}
\] \\
\hline \(0000{ }_{H}\) & +Full Scale & +Full Scale & -1LSB \\
\hline \(\mathrm{7FFF}_{\mathrm{H}}\) & +1/2 Full Scale & Bipolar Zero & -Full Scale \\
\hline \(8000{ }_{H}\) & +1/2 Full Scale & -1LSB & +Full Scale \\
\hline & -1LSB & & \\
\hline FFFF \(_{\text {H }}\) & Zero & -Full Scale & Bipolar Zero \\
\hline
\end{tabular}
*Invert the MSB of the COB code with an external inverter to obtain CTC code.

\section*{ACCURACY}

\section*{Linearity}

This specification describes one of the most important measures of performance of a \(D / A\) converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).

\section*{Differential Linearity Error}

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal 1LSB change in the output from one adjacent output state to the next. A differential linearity error specification of \(\pm 1 / 2\) LSB means that the output step sizes can be between 1/2LSB and 3/2LSB when the input changes from one adjacent input state to the next. A negative DLE specification of no more than -1LSB ( \(-0.006 \%\) for 14 -bit resolution) insures monotonicity.

\section*{Monotonicity}

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC70BH/72BH are specified to be monotonic to 14 bits over the entire specification temperature range.

\section*{DRIFT}

\section*{Gain Drift}

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per degree centigrade ( \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ). Gain drift is established by : (1) testing the end point differences for each \(\mathrm{D} / \mathrm{A}\) at \(\mathrm{t}_{\min },+25^{\circ} \mathrm{C}\) and \(\mathrm{t}_{\max }\); (2) calculating the gain error with respect to the \(+25^{\circ} \mathrm{C}\) value; and (3) dividing by the temperature change.

\section*{Offset Drift}

Offset drift is a measure of the change in the output with FFFF \(_{\mathrm{H}}\) applied to the digital inputs over the specified temperature range. The maximum change in offset at \(\mathrm{t}_{\text {min }}\) or \(\mathrm{t}_{\text {max }}\) is referenced to the offset error at \(+25^{\circ} \mathrm{C}\) and is divided by the temperature change. This drift is expressed in parts per million of full scale range per degree centigrade (ppm of FSR \(/{ }^{\circ} \mathrm{C}\) ).

\section*{SETTLING TIME}

Settling time of the \(D / A\) is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.

\section*{Voltage Output}

Settling times are specified to \(\pm 0.003 \%\) of FSR ( \(\pm 1 / 2\) LSB for 14 bits) for two input conditions: a full-scale range change of \(20 \mathrm{~V}(\mathrm{COB})\) or 10 V (CSB) and a 1 LSB change at the "major carry," the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next).


FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.

\section*{Current Output}

Settling times are specified to \(\pm 0.003 \%\) of FSR for a full-scale range change for two output load conditions: one for \(10 \Omega\) to \(100 \Omega\) and one for \(1000 \Omega\). It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

\section*{COMPLIANCE VOLTAGE}

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified accuracy.

\section*{POWER SUPPLY SENSITIVITY}

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the \(D / A\) converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply \(\left(+\mathrm{V}_{\mathrm{Cl}}\right)\), negative supply ( \(-\mathrm{V}_{\mathrm{CC}}\) ) or logic supply ( \(\mathrm{V}_{\mathrm{DD}}\) ) about the nominal power supply voltages (see Figure 2). It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.

\section*{REFERENCE SUPPLY}

All models have an internal low-noise +6.3 V reference voltage derived from an on-chip buried zener diode. This reference voltage is available to the user. A minimum of \(200 \mu \mathrm{~A}\) is available for external loads. Since the output impedance of the reference output is typically \(1 \Omega\), the external load should remain constant.
If a varying load is to be driven by the reference supply, an external buffer amplifier is recommended to drive the load in order to isolate the Bipolar Offset (connected internally to the reference) from load variations.


FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the entire DAC70BH/72BH family of products. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add " BI" to the base model number.

\section*{OPERATING INSTRUCTIONS}

\section*{POWER SUPPLY CONNECTIONS}

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors ( \(1 \mu \mathrm{~F}\) to \(10 \mu \mathrm{~F}\) tantalum recommended) should be located close to the DAC70BH/72BH. Electrolytic capacitors, if used, should be paralleled with \(0.01 \mu \mathrm{~F}\) ceramic capacitors for best high frequency performance.

\section*{EXTERNAL OFFSET AND GAIN ADJUSTMENT}

Offset and gain may be trimmed by installing external offset and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(3.9 \mathrm{M} \Omega\) and \(510 \mathrm{k} \Omega\) resistors ( \(20 \%\) carbon or better) should be located close to the DAC70BH/72BH to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent " \(T\) " network, as shown in Figure 3, may be substituted in place of the \(3.9 \mathrm{M} \Omega\). A \(0.001 \mu \mathrm{~F}\) to \(0.01 \mu \mathrm{~F}\) ceramic capacitor should be connected from Gain Adjust (pin 22) to common to prevent noise pickup. Refer to


FIGURE 3. Equivalent Resistances.


FIGURE 4. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.

Figures 4 and 5 for relationship of offset and gain adjustments to unipolar and bipolar D/A converters.

\section*{OFFSET ADJUSTMENT}

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the offset potentiometer for zero output.
For bipolar (COB) configurations, apply the digital input code that should produce the maximum negative output voltage. The COB model is internally connected for a 20 V FSR range where the maximum negative output voltage is -10 V . See Table II for corresponding codes and the Connection Diagram for offset adjustment connections. Offset adjust should be made prior to gain adjust.


FIGURE 5. Relationship of Offset and Gain Adjustments for a Bipolar D A Converter.

\section*{GAIN ADJUSTMENT}

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output voltage. Adjust the gain potentiomenter for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagram for gain adjustment connections.

\section*{INSTALLATION CONSIDERATIONS}

This D/A converter family is laser-trimmed to 14 -bit linearity. The design of the device makes the 16 -bit resolution available. If 16-bit resolution is not required, bit 15 and 16 should be connected to \(V_{\text {DD }}\) through a single \(1 \mathrm{k} \Omega\) resistor.
Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a +10 V full-scale range, 1LSB is \(153 \mu \mathrm{~V}\). With a load current of 5 mA , series wiring and

TABLE II. Digital Input and Analog Output Relationships.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{VOLTAGE OUTPUT MODELS} \\
\hline \multirow[b]{3}{*}{Digital Input Code} & \multicolumn{6}{|c|}{Analog Output} \\
\hline & \multicolumn{3}{|c|}{Unıpolar} & \multicolumn{3}{|c|}{Bipolar} \\
\hline & 16-bit & 15-bit & 14-bit & 16-bit & 15-bit & 14-bit \\
\hline \begin{tabular}{lr} 
One LSB & \((\mu \mathrm{V})\) \\
\(0000_{\mathrm{H}}\) & \((\mathrm{V})\) \\
FFFF \(_{\mathrm{H}}\) & \((\mathrm{V})\) \\
\hline
\end{tabular} & \[
\begin{gathered}
153 \\
+999985 \\
0 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
305 \\
+999969 \\
0 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
610 \\
+999939 \\
0
\end{gathered}
\] & \[
\begin{gathered}
305 \\
+9.99969 \\
-10.0000
\end{gathered}
\] & \[
\begin{gathered}
610 \\
+9.99939 \\
-10.0000 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
1224 \\
+999878 \\
-10.0000
\end{gathered}
\] \\
\hline \multicolumn{7}{|c|}{CURRENT OUTPUT MODELS} \\
\hline \multirow[b]{3}{*}{Digital Input Code} & \multicolumn{6}{|c|}{Analog Output} \\
\hline & \multicolumn{3}{|c|}{Unipolar} & \multicolumn{3}{|c|}{Bipolar.} \\
\hline & 16-bit & 15-bit & 14-bit & 16-bit & 15-bit & 14-bit \\
\hline \begin{tabular}{lr} 
One LSB & \((\mu \mathrm{A})\) \\
\(0000_{\mathrm{H}}\) & \((\mathrm{mA})\) \\
FFFF \(_{\mathrm{H}}\) & \((\mathrm{mA})\)
\end{tabular} & \[
\begin{gathered}
0031 \\
-199997 \\
0
\end{gathered}
\] & \[
\begin{gathered}
0.061 \\
-199994 \\
0
\end{gathered}
\] & \[
\begin{gathered}
0.122 \\
-199988 \\
0
\end{gathered}
\] & \[
\begin{gathered}
0031 \\
-099997 \\
+100000
\end{gathered}
\] & \[
\begin{gathered}
0061 \\
-0.99994 \\
+100000 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
0.122 \\
-0.99988 \\
+100000
\end{gathered}
\] \\
\hline
\end{tabular}
connector resistance of only \(30 \mathrm{~m} \Omega\) will cause the output to be in error by 1LSB. To understand what this means in terms of a system layout, the resistance of \#23 wire is about \(0.021 \Omega / \mathrm{ft}\). Neglecting contact resistance, less than 18 inches of wire will produce a 1LSB error in the analog output voltage!
In Figures 6, 7, and 8, lead and contact resistances are represented by \(\mathbf{R}_{1}\) through \(\mathbf{R}_{5}\). As long as the load resistance \(R_{L}\) is constant, \(R_{2}\), simply introduces a gain error and can be removed during initial calibration. \(R_{3}\) is part of \(R_{L}\), if the output voltage is sensed at Common, and therefore introduces no error. If \(\mathrm{R}_{\mathrm{L}}\) is variable, then \(\mathrm{R}_{2}\) should be less than \(R_{\text {I.min }} / 2^{16}\) to reduce voltage drops due to wiring to less than 1LSB. For example, if \(R_{\text {Lmin }}\) is \(5 \mathrm{k} \Omega\), then \(\mathrm{R}_{2}\) should be less than \(0.08 \Omega\). \(\mathrm{R}_{\mathrm{L}}\) should be located as close as possible to the \(D / A\) converter for optimum performance. The effect of \(R_{4}\) is negligible.
In many applications it is impractical to sense the output voltage at the output pin. Sensing the output voltage at the system ground point is permissible with the DAC70 family because the \(D / A\) converter is designed to have a constant return current of approximately 2 mA flowing from Common. The variation in this current is under \(20 \mu \mathrm{~A}\) (with changing input codes), therefore \(\mathrm{R}_{4}\) can be as large as \(3 \Omega\) without adversely affecting the linearity of the \(D / A\) converter. The voltage drop across \(R_{4}\left(R_{4} \times\right.\) 2 mA ) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 6, 7, and 8.
Figures 7 and 8 show two methods of connecting the current output models with external precision output op amps. By sensing the output voltage at the load resistor



FIGURE 7. Preferred External Op Amp Configuration.


FIGURE 8. Differential Sensing Output Op Amp Configuration.

FIGURE 6. Output Circuit for Voltage Models.
(i.e., by connecting \(R_{F}\) to the output of \(A_{1}\) at \(R_{L}\) ), the effect of \(R_{1}\) and \(R_{2}\) is greatly reduced. \(R_{1}\) will cause a gain error but is independent of the value of \(R_{L}\) and can be eliminated by initial calibration adjustments. The effect of \(R_{2}\) is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.
If the output cannot be sensed at Common or the system ground point as mentioned above, the differential output circuit shown in Figure 8 is recommended. In this circuit the output voltage is sensed at the load common and not at the \(\mathrm{D} / \mathrm{A}\) converter common as in the previous circuits. The value of \(R_{6}\) and \(R_{7}\) must be adjusted for maximum common-mode rejection at \(\mathrm{R}_{\mathrm{L}}\). Note that if \(\mathrm{R}_{3}\) is negligible, the circuit of Figure 8 can be reduced to the one shown in Figure 7. Again the effect of \(\mathrm{R}_{4}\) is negligible. The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.

\section*{APPLICATIONS}

\section*{DRIVING AN EXTERNAL OP AMP WITH CURRENT OUTPUT DACs}

The DAC70BH/72BH current output models will drive the summing junction of an op amp to produce an output voltage as shown in Figure 9. Use of the internal feedback resistor is required to obtain specified gain accuracy and low gain drift.


FIGURE 9. External Op Amp Using Internal Feedback Resistors.

Current output models can be scaled for any desired voltage range with an external feedback resistor, but at the expense of increased drifts of up to \(\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). The resistors in the \(\mathrm{D} / \mathrm{A}\) converter ratio track to \(\pm 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) but their absolute TCR may be as high as \(\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
An alternative method of scaling the output voltage of the \(\mathrm{D} / \mathrm{A}\) converter and preserving the low gain drift is shown in Figure 10.

\section*{OUTPUTS LARGER THAN 20-VOLT RANGE}

For output voltage ranges larger than \(\pm 10 \mathrm{~V}\), a high voltage op amp may be employed with an external feedback resistor. Use Iout values of \(\pm \operatorname{lm} A\) for bipolar voltage ranges and -2 mA for unipolar voltage ranges (see Figure 11). Use protection diodes as shown when a high voltage op amp is used.


FIGURE 10. External Op Amp Using Internal and External Feedback Resistors to Maintain Low Gain Drift.


FIGURE Il. External Op Amp Using External Feedback Resistors.


\section*{Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTER}

\section*{FEATURES}
- 16-BIT RESOLUTION
- \(\pm 0.003 \%\) MAXIMUM NONLINEARITY
- LOW DRIFT \(\pm 7 p p m /{ }^{\circ} \mathrm{C}\), (TYPICAL)
- MONOLITHIC CONSTRUCTION
- EXACT DAC71 HYBRID REPLACEMENT
- MONOTONIC (AT 14 BITS) OVER FULL SPECIFICATION TEMPERATURE RANGE
- CURRENT AND VOLTAGE MODELS

\section*{DESCRIPTION}

The DAC71 is a complete 16-bit digital-to- analog converter that includes a precision buried-zener voltage reference and a low-noise, fast-setting output operational amplifier (voltage output models), all on one small monolithic chip. A combination of cur-rent-switch design techniques accomplishes not only 14-bit monotonicity over the entire specified temperature range but also a maximum end-point linearity error of \(\pm 0.003 \%\) of full-scale range. Digital inputs are complementary binary coded and are TTL-, LSTTL-, \(54 / 74 \mathrm{C}\)-, \(54 / 74 \mathrm{HC}\)-compatible over the entire temperature range. Outputs of 0 to +10 V , \(\pm 10 \mathrm{~V}, 0\) to -2 mA , and \(\pm 1 \mathrm{~mA}\) are available.
This \(\mathrm{D} / \mathrm{A}\) converter is packaged in a hermetic 24-pin ceramic side-brazed package.


\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

Typical at \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) and rated power supplies unless otherwise noted
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} & \multicolumn{3}{|c|}{DAC71} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & \\
\hline \multicolumn{5}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
DIGITAL INPUT \\
Resolution, CSB, COB \\
Digital Inputs \({ }^{(1)}\) \\
\(V_{I H}\) \\
VII \\
\(l_{1 H} V_{1}=+27 \mathrm{~V}\) \\
III \(V_{1}=+04 \mathrm{~V}\)
\end{tabular} & \[
\begin{gathered}
+24 \\
0
\end{gathered}
\] & & \[
\begin{array}{r}
16 \\
+55 \\
+04 \\
+40 \\
-16
\end{array}
\] & \[
\begin{gathered}
\text { Bits } \\
\mathrm{V} \\
\mathrm{~V} \\
\mu \mathrm{~A} \\
\mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{5}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \({ }^{(2)}\) \\
Linearity Error At \(+25^{\circ} \mathrm{C}\) \\
Gain Error \({ }^{(4)}\) Voltage \\
Current \\
Offset Error \({ }^{(4)}\) \\
Voltage Unipolar \\
Voltage Bipolar \\
Current Unipolar \\
Current Bipolar \\
Monotonicity Temperature \\
Range (14 bits)
\end{tabular} & 0 & \[
\begin{aligned}
& \pm 001 \\
& \pm 005 \\
& \pm 010
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0003 \\
& \pm 010 \\
& \pm 025 \\
& \\
& \pm 2 \\
& \pm 5 \\
& \pm 1 \\
& \pm 5 \\
& \\
& \\
& \hline 70
\end{aligned}
\] & \(\%\) of \(\mathrm{FSR}^{(3)}\)
\(\%\)
\(\%\)
mV
mV
\(\mu \mathrm{A}\)
\(\mu \mathrm{A}\)
\({ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l}
DRIFT (OVER SPECIFIED \\
TEMPERATURE RANGE) \\
Total Bipolar Drift (Includes Gain, Offset, and Linearity Drift) \({ }^{(5)}\) \\
Voltage \\
Current \\
Total Error Over \\
Temperature Range \\
Voltage, Unipolar \\
Voltage, Bipolar \\
Current, Unipolar \\
Current, Bipolar \\
Gain Voltage \\
Current \\
Offset Voltage, Unipolar \\
Voltage, Bipolar \\
Current, Unipolar \\
Current, Bipolar \\
Differential Linearity over \\
Temperature \\
Linearity over \\
Temperature
\end{tabular} & & \begin{tabular}{l}
\(\pm 7\) \\
\(\pm 15\) \\
\(\pm 1\)
\end{tabular} & \[
\begin{gathered}
\pm 15 \\
\pm 50 \\
\\
\pm 0083 \\
\pm 0071 \\
\pm 023 \\
\pm 023 \\
\pm 20 \\
\pm 60 \\
\pm 2 \\
\pm 10 \\
\pm 1 \\
\pm 40 \\
\\
\pm 2 \\
\\
\pm 2 \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) \\
\% of FSR \\
\% of FSR \\
\% of FSR \\
\% of FSR \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) \\
ppm of FSR/ \({ }^{\circ} \mathrm{C}\) \\
ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) \\
ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
SETTLING TIME \({ }^{(6)}\) \\
Voltage Models (to \(\pm 0003 \%\) of FSR) \\
Output 20V Step 1LSB Step \({ }^{(7)}\) \\
Slew Rate \\
Switching Transient \({ }^{(8)}\) \\
Current Models \\
(to \(\pm 0003 \%\) of FSR) \\
Output, 2mA step \(10 \Omega\) to \(100 \Omega\) load \\
1k \(\Omega\) load
\end{tabular} & & \[
\begin{gathered}
5 \\
3 \\
10 \\
500
\end{gathered}
\] & \[
\begin{gathered}
10 \\
5
\end{gathered}
\] & \begin{tabular}{l}
\(\mu \mathrm{S}\) \\
\(\mu \mathrm{s}\) \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
mV \\
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{s}\)
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} & \multicolumn{3}{|c|}{DAC71} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & max & \\
\hline \multicolumn{5}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
ANALOG OUTPUT \\
Voltage Models \\
Ranges CSB \\
COB \\
Output Current \\
Output Impedance (DC) \\
Short Circuit Duration \\
Current Models \\
Ranges CSB \\
COB \\
Output Impedance Unipolar Bipolar \\
Compliance
\end{tabular} & \multicolumn{2}{|l|}{\[
\left.\pm\left. 5\right|_{\text {Indefinite to Common }} ^{0} \begin{gathered}
0 \text { to }+10 \\
\pm 10 \\
005
\end{gathered} \right\rvert\,
\]} & & \begin{tabular}{l}
V \\
V mA \(\Omega\) \\
mA \\
mA \\
\(\mathrm{k} \Omega\) \\
k \(\Omega\) \\
v
\end{tabular} \\
\hline \begin{tabular}{l}
internal voltage REFERENCE \\
Maxımum External Current Temperature Coefficient of Drift
\end{tabular} & 60 & \[
\begin{gathered}
63 \\
\pm 200 \\
\pm 10
\end{gathered}
\] & 66 & \begin{tabular}{l}
V \\
\(\mu \mathrm{A}\) \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline POWER SUPPLY SENSITIVITY
```

Unipolar Offset \pm15VDC
+5VDC
Bipolar Offset }\pm15VD
+5VDC
Gaın \pm15VDC
+5VDC

``` & & \[
\begin{aligned}
& \pm 0001 \\
& \pm 0001 \\
& \pm 0004 \\
& \pm 0001 \\
& \pm 0001 \\
& \pm 0005
\end{aligned}
\] & & \begin{tabular}{l}
\(\%\) of \(\mathrm{FSR} / \% \mathrm{~V}_{\mathrm{cc}}\) \\
\(\%\) of FSR/ \(/ \% V_{D O}\) \\
\(\%\) of FSR/\% Vcc \\
\(\%\) of FSR/\% VD \\
\(\%\) of FSR/\% VCc \\
\(\%\) of \(F S R / \% V_{D D}\)
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
REQUIREMENTS \\
Voltage \\
Supply Drain \\
\(\pm 15 V D C\) (no load) \\
+5 VDC (logic supply)
\end{tabular} & \(\pm 145,+475\) & \[
\begin{gathered}
\pm 150,+50 \\
\pm 20 \\
+5
\end{gathered}
\] & \[
\begin{gathered}
\pm 155,+525 \\
\pm 30 \\
+10
\end{gathered}
\] & \begin{tabular}{l}
VDC \\
mA \\
mA
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification Storage
\end{tabular} & \[
\begin{gathered}
0 \\
-60
\end{gathered}
\] & & \[
\begin{gathered}
+70 \\
+150
\end{gathered}
\] & \[
{ }^{\circ} \mathrm{C}
\] \\
\hline
\end{tabular}

NOTES (1) Digital inputs are TTL, LSTTL, \(54 / 74 \mathrm{C}, 54 / 74 \mathrm{HC}\), and \(54 / 74 \mathrm{HTC}\) compatible over the operating voltage range of \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) to +15 V and over the specified temperature range The input switching threshold remains at the TTL threshold of 14 V over the supply range of \(V_{D D}=+5 \mathrm{~V}\) to +15 V . (2) Current-output models are specified and tested with an external output operational amplifier connected using the internal feedback resistor in all parameters except settling tıme (3) FSR means full-scale range and is 20 V for the \(\pm 10 \mathrm{~V}\) range (COB-V), 10 V for the 0 to +10 V range (CSB-V). FSR is 2 mA for the \(\pm 1 \mathrm{~mA}\) range (COB-I) and the 0 to \(-2 m A\) range (CSB-I) (4) Adjustable to zero with external trim potentiometer (5) With gain and zero errors adjusted to zero at \(+25^{\circ} \mathrm{C}\). (6) Maximum represents the \(3 \sigma\) limit Not \(100 \%\) tested for this parameter. (7) LSB is for 14-bit resolution (8) At the major carry, \(7 \mathrm{FFF}_{\mathrm{H}}\) to \(8000_{\mathrm{H}}\) and \(8000_{\mathrm{H}}\) to \(7 \mathrm{FFF}_{\mathrm{H}}\)

PIN ASSIGNMENTS
\begin{tabular}{|c|c|c|}
\hline & Pin & \\
\hline 1 Models & No & \(\checkmark\) Models \\
\hline MSB - Bit 1 & 1 & Bit 1 MSB \\
\hline Bit 2 & 2 & Bit 2 \\
\hline Bit 3 & 3 & Bit 3 \\
\hline Btt 4 & 4 & Bit 4 \\
\hline Bit 5 & 5 & Bit 5 \\
\hline Bit 6 & 6 & Bit 6 \\
\hline Bit 7 & 7 & Bit 7 \\
\hline Bit 8 & 8 & Bit 8 \\
\hline Bit 9 & 9 & Bit 9 \\
\hline Bit 10 & 10 & Bit 10 \\
\hline Bit 11 & 11 & Bit 11 \\
\hline Bit 12 & 12 & Bit 12 \\
\hline Bit 13 & 13 & Bit 13 \\
\hline Bit 14 & 14 & Bit 14 \\
\hline Bit 15 & 15 & Bit 15 \\
\hline LSB Bit 16 & 16 & Bit 16 : LSB \\
\hline RF & 17 & Vout \\
\hline +5VDC & 18 & +5VDC \\
\hline -15VDC & 19 & -15VDC \\
\hline COMMON & 20 & COMMON \\
\hline lout & 21 & SUMMING JUNCTION \\
\hline GAIN ADJUST & 22 & GAIN ADJUST \\
\hline +15VDC & 23 & +15VDC \\
\hline 63 R REF OUT & 24 & 6 3V REF OUT \\
\hline
\end{tabular}

\section*{CONNECTION DIAGRAM}


ORDERING INFORMATION
\begin{tabular}{|ll|}
\hline \multicolumn{1}{|c|}{ MODELS } \\
\hline \multicolumn{1}{|c|}{ Complementary Offset Binary Coding } \\
\hline DAC71-COB-I & lout DAC \\
DAC71-COB-I-BI & Burn-in Option \({ }^{(1)}\) \\
DAC71-COB-V & Vour DAC \\
DAC71-COB-I-BI & Burn-In Option \({ }^{(1)}\) \\
\hline \multicolumn{2}{|c|}{ Complementary Straight Binary Coding } \\
\hline DAC71-CSB-I & lout DAC \\
DAC71-CSB-I-BI & Burn-In Option \({ }^{(1)}\) \\
DAC71-CSB-V & Standard Vout DAC \\
DAC71-CSB-I-BI & Burn-in Option \({ }^{(1)}\) \\
\hline
\end{tabular}

NOTE 1) 160 hours at \(85^{\circ} \mathrm{C}\) or equivalent See text

MECHANICAL


\section*{ABSOLUTE MAXIMUM SPECIFICATIONS}

\section*{6.1}


\section*{DISCUSSION OF SPECIFICATIONS}

\section*{DIGITAL INPUT CODES}

The DAC71 accepts complementary digital input codes in either binary format (CSB, Unipolar or COB, Bipolar). The COB models may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

TABLE I. Digital Input Codes.
\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{\begin{tabular}{l}
Digital \\
Input \\
Codes
\end{tabular}} & \multicolumn{3}{|c|}{Analog Output} \\
\hline & Complementary Straight Binary (CSB) & Complementary Offset Bınary (COB) & Complementary Two's Complement (CTC)* \\
\hline \(0000_{H}\) & + Full Scale & + Full Scale & -1LSB \\
\hline \(7 \mathrm{FFF}_{\mathrm{H}}\) & \(\pm 1 / 2\) Full Scale & Bıpolar Zero & - Full Scale \\
\hline \(8000_{\mathrm{H}}\) & +1/2 Full Scale & -1LSB & + Full Scale \\
\hline & -1LSB & & \\
\hline \(\mathrm{FFFF}_{\mathrm{H}}\) & Zero & - Full Scale & Bıpolar Zero \\
\hline
\end{tabular}
*Invert the MSB of the COB code with an external inverter to obtain CTC code

\section*{ACCURACY}

\section*{Linearity}

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).

\section*{Differential Linearity Error}

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal LLSB change in the output from one adjacent output state to the next. A differential linearity error specification of \(\pm 1 / 2\) LSB means that the output step sizes can be between \(1 / 2\) LSB and \(3 / 2\) LSB when the input changes from one adjacent input state to the next. A negative DLE specification of no more than -1 LSB ( \(-0.006 \%\) for 14 -bit resolution) insures monotonicity.

\section*{Monotonicity}

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC71 is specified to be monotonic to 14 bits over the entire specification temperature range.

\section*{DRIFT}

\section*{Gain Drift}

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per degree centigrade ( \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ). Gain drift is established by: (1) testing the end point differences for each \(D / A\) at \(t_{\text {MIN }},+25^{\circ} \mathrm{C}\) and \(\mathrm{t}_{\mathrm{MAX}}\); (2) calculating the gain error with respect to the \(+25^{\circ} \mathrm{C}\) value; and (3) dividing by the temperature change.

\section*{Offset Drift}

Offset drift is a measure of the change in the output with FFFF \(_{\mathrm{H}}\) applied to the digital inputs over the specified temperature range. The maximum change in offset at
\(t_{\text {min }}\) or \(t_{\text {max }}\) is referenced to the offset error at \(+25^{\circ} \mathrm{C}\) and is divided by the temperature change. This drift is expressed in parts per million of full scale range per degree centigrade ( ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) ).

\section*{SETTLING TIME}

Settling time of the \(\mathrm{D} / \mathrm{A}\) is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.


FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.

\section*{Voltage Output}

Settling times are specified to \(\pm 0.003 \%\) of FSR ( \(\pm 1 / 2\) LSB for 14 bits) for two input conditions: a full-scale range change of \(20 \mathrm{~V}(\mathrm{COB})\) or \(10 \mathrm{~V}(\mathrm{CSB})\) and a 1LSB change at the "major carry," the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next).

\section*{Current Output}

Settling times are specified to \(\pm 0.003 \%\) of FSR for a full-scale range change for two output load conditions: one for \(10 \Omega\) to \(100 \Omega\) and one for \(1000 \Omega\). It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

\section*{COMPLIANCE VOLTAGE}

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified accuracy.

\section*{POWER SUPPLY SENSITIVITY}

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the \(\mathrm{D} / \mathrm{A}\) converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply
\(\left(+V_{C c}\right)\), negative supply \(\left(-V_{c c}\right)\) or logic supply ( \(V_{D D}\) ) about the nominal power supply voltages (see Figure 2). I is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.


FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

\section*{REFERENCE SUPPLY}

All models have an internal low-noise +6.3 V reference voltage derived from an on-chip buried zener diode. This reference voltage is available to the user. A minimum of \(200 \mu \mathrm{~A}\) is available for external loads. Since the output impedance of the reference output is typically \(1 \Omega\), the external load should remain constant.
If a varying load is to be driven by the reference supply, an external buffer amplifier is recommended to drive the load in order to isolate the Bipolar Offset (connected internally to the reference) from load variations.

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the entire DAC71 family of products. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{OPERATING INSTRUCTIONS}

\section*{POWER SUPPLY CONNECTIONS}

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors ( \(1 \mu \mathrm{~F}\) to \(10 \mu \mathrm{~F}\) tantalum recommended) should be located close to the DAC71. Electrolytic capacitors, if used, should be
paralleled with \(0.01 \mu \mathrm{~F}\) ceramic capacitors for best high frequency performance.

\section*{EXTERNAL OFFSET AND GAIN ADJUSTMENT}

Offset and gain may be trimmed by installing external offset and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(3.9 \mathrm{M} \Omega\) and \(510 \mathrm{k} \Omega\) resistors ( \(20 \%\) carbon or better) should be located close to the DAC71 to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent " \(T\) " network, as shown in Figure 3, may be substituted in place of the \(3.9 \mathrm{M} \Omega\). A \(0.001 \mu \mathrm{~F}\) to \(0.01 \mu \mathrm{~F}\) ceramic capacitor should be connected from Gain Adjust (pin 22) to common to prevent noise pickup. Refer to Figures 4 and 5 for relationship of offset and gain adjustments to unipolar and bipolar D/A converters.


FIGURE 3. Equivalent Resistances.


FIGURE 4. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.


FIGURE 5. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

TABLE II. Digital Input and Analog Output Relationships.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{VOLTAGE OUTPUT MODELS} \\
\hline \multicolumn{2}{|l|}{\multirow[b]{3}{*}{Digital Input Code}} & \multicolumn{6}{|c|}{Analog Output} \\
\hline & & \multicolumn{3}{|c|}{Unıpolar} & \multicolumn{3}{|c|}{Bıpolar} \\
\hline & & 16-bit & 15-bit & 14-bit & 16-bit & 15-bit & 14-bit \\
\hline One LSB \(0000_{\mathrm{H}}\) FFFFF \(_{H}\) & \begin{tabular}{l}
( \(\mu \mathrm{V}\) ) \\
(V) \\
(V)
\end{tabular} & \[
\begin{gathered}
153 \\
+999985 \\
0
\end{gathered}
\] & \[
\begin{gathered}
305 \\
+999969 \\
0
\end{gathered}
\] & \[
\begin{gathered}
610 \\
+999939 \\
0 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
305 \\
+999969 \\
-100000 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
610 \\
+999939 \\
-100000 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
1224 \\
+999878 \\
-100000
\end{gathered}
\] \\
\hline \multicolumn{8}{|c|}{CURRENT OUTPUT MODELS} \\
\hline \multicolumn{8}{|c|}{Analog Output} \\
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{Digital Input Code}} & \multicolumn{3}{|c|}{Unıpolar} & & & \\
\hline & & 16-bit & 15-bit & 14-bit & 16-bit & 15-bit & 14-bit \\
\hline \[
\begin{aligned}
& \text { One LSB } \\
& 0000_{H} \\
& \text { FFFF }_{H}
\end{aligned}
\] & \[
\begin{aligned}
& (\mu A) \\
& (\mathrm{mA}) \\
& (\mathrm{mA})
\end{aligned}
\] & \[
\begin{gathered}
0031 \\
-199997 \\
0
\end{gathered}
\] & \[
\begin{gathered}
0061 \\
-199994 \\
0
\end{gathered}
\] & \[
\begin{gathered}
0122 \\
-199988 \\
0
\end{gathered}
\] & \[
\begin{gathered}
0031 \\
-099997 \\
+100000
\end{gathered}
\] & \[
\begin{gathered}
0.061 \\
-099994 \\
+100000
\end{gathered}
\] & \[
\begin{gathered}
0122 \\
-099988 \\
+100000
\end{gathered}
\] \\
\hline
\end{tabular}

\section*{OFFSET ADJUSTMENT}

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the offset potentiometer for zero output.
For bipolar (COB) configurations, apply the digital input code that should produce the maximum negative output voltage. The COB model is internally connected for a 20 V FSR range where the maximum negative output voltage is -10 V . See Table II for corresponding codes and the Connection Diagram for offset adjustment connections. Offset adjust should be made prior to gain adjust.

\section*{GAIN ADJUSTMENT}

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output voltage. Adjust the gain potentiomenter for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagram for gain adjustment connections.

\section*{INSTALLATION CONSIDERATIONS}

This D/A converter is laser-trimmed to 14-bit linearity. The design of the device makes the 16 -bit resolution available. If 16 -bit resolution is not required, bits 15 and 16 should be connected to \(V_{D D}\) through a single \(1 \mathrm{k} \Omega\) resistor.
Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16 -bit converter with a \(\pm 10 \mathrm{~V}\) full-scale range, 1LSB is \(153 \mu \mathrm{~V}\). With a load current of 5 mA , series wiring and connector resistance of only \(30 \mathrm{~m} \Omega\) will cause the output to be in error by ILSB. To understand what this means in terms of a system layout, the resistance of \#23 wire is about \(0.021 \Omega / \mathrm{ft}\). Neglecting contact resistance, less than 18 inches of wire will produce a lLSB error in the analog output voltage!

In Figures 6, 7, and 8, lead and contact resistances are represented by \(R_{1}\) through \(R_{5}\). As long as the load resistance \(R_{L}\) is constant, \(R_{2}\) simply introduces a gain error and can be removed during initial calibration. \(\mathrm{R}_{3}\) is part of \(\mathrm{R}_{\mathrm{L}}\), if the output voltage is sensed at Common, and therefore introduces no error. If \(R_{L}\) is variable, then \(R_{2}\) should be less than \(R_{\mathrm{L} \text { min }} / 2^{16}\) to reduce voltage drops due to wiring to less than 1LSB. For example, if \(R_{L \text { MiN }}\) is \(5 \mathrm{k} \Omega\), then \(\mathrm{R}_{2}\) should be less than \(0.08 \Omega\). \(\mathrm{R}_{\mathrm{L}}\) should be located as close as possible to the D/A converter for optimum performance. The effect of \(\mathrm{R}_{4}\) is negligible.
In many applications it is impractical to sense the output voltage at the output pin. Sensing the output voltage at the system ground point is permissible with the DAC71 because the \(\mathrm{D} / \mathrm{A}\) converter is designed to have a constant


FIGURE 6. Output Circuit for Voltage Models.
return current of approximately 2 mA flowing from Common. The variation in this current is under \(20 \mu \mathrm{~A}\) (with changing input codes), therefore \(R_{4}\) can be as large as \(3 \Omega\) without adversely affecting the linearity of the \(D / A\) converter. The voltage drop across \(R_{4}\left(R_{4} \times 2 m A\right)\) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 6, 7, and 8.

Figures 7 and 8 show two methods of connecting the current output models with external precision output op amps. By sensing the output voltage at the load resistor (i.e., by connecting \(R_{F}\) to the output of \(A_{1}\) at \(R_{L}\) ), the effect of \(R_{1}\) and \(R_{2}\) is greatly reduced. \(R_{1}\) will cause a gain error but is independent of the value of \(R_{L}\) and can be eliminated by initial calibration adjustments. The effect of \(R_{2}\) is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.
If the output cannot be sensed at Common or the system ground point as mentioned above, the differential output circuit shown in Figure 8 is recommended. In this circuit the output voltage is sensed at the load common and not at the \(\mathrm{D} / \mathrm{A}\) converter common as in the previous circuits. The value of \(R_{6}\) and \(R_{7}\) must be adjusted for maximum common-mode rejection at \(R_{L}\). Note that if \(R_{3}\) is negligible, the circuit of Figure 8 can be reduced to the one shown in Figure 7. Again the effect of \(R_{4}\) is negligible.


FIGURE 7. Preferred External Op Amp
Configuration.


FIGURE 8. Differential Sensing Output Op Amp Configuration.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.

\section*{APPLICATIONS}

\section*{DRIVING AN EXTERNAL OP AMP WITH CURRENT OUTPUT DACs}

The DAC71 current output models will drive the summing junction of an op amp to produce an output voltage as shown in Figure 9. Use of the internal feedback resistor is required to obtain specified gain accuracy and low gain drift.
Current output models can be scaled for any desired voltage range with an external feedback resistor, but at the expense of increased drifts of up to \(\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). The resistors in the \(\mathrm{D} / \mathrm{A}\) converter ratio track to \(\pm 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) but their absolute TCR may be as high as \(\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
An alternative method of scaling the output voltage of the \(\mathrm{D} / \mathrm{A}\) converter and preserving the low gain drift is shown in Figure 10.

\section*{OUTPUTS LARGER THAN 20V RANGE}

For output voltage ranges larger than \(\pm 10 \mathrm{~V}\), a high voltage op amp may be employed with an external feedback resistor. Use Iout values of \(\pm 1 \mathrm{~mA}\) for bipolar voltage ranges and -2 mA for unipolar voltage ranges (see Figure 11). Use protection diodes as shown when a high voltage op amp is used.


FIGURE 9. External Op Amp Using Internal Feedback Resistors.


FIGURE 10. External Op Amp Using Internal and External Feedback Resistors to Maintain Low Gain Drift.


FIGURE 11. External Op Amp Using External Feedback Resistors.


DAC71-CCD

\section*{High Resolution 16-BIT DIGITAL-TO-ANALOG CONVERTER}

\section*{FEATURES}
- 16-BIT, 4-DIGIT RESOLUTION - \(\pm 0.005 \%\) MAXIMUM NONLINEARITY
- LOW DRIFT, \(\pm 7 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) TYPICAL
- CURRENT AND VOLTAGE mOdels
- LOW COST


\section*{DESCRIPTION}

The DAC71 is a high quality 16-bit hybrid IC D/A converter available in a 24 -pin dual-in-line ceramic package.
The DAC71 with internal reference and optional output amplifier offers a maximum linearity error of \(\pm 0.005 \%\) of FSR at room temperature and a maximum gain drift of \(\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) over a temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).
The DAC71-CCD accepts complementary 4-digit BCD TTL-compatible input codes.
Packaged within the DAC71 are fast-settling switches and stable laser-trimmed thin-film resistors that let you select two output ranges: 0 to +10VDC (DAC71-CCD-V) and 0 to -1.25 mA (DAC71-CCD-I).

ELECTRICAL
Typical at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) and rated power supplies unless otherwise noted
\begin{tabular}{|c|c|c|c|c|}
\hline MODEL & \multicolumn{3}{|c|}{DAC71-CCD} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & \\
\hline \multicolumn{5}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
DIGITAL INPUT \\
Resolution \\
Logic Levels (TTL-Compatible) \({ }^{(1)}\) \\
Logical "1" (at \(+40 \mu \mathrm{~A})\) \\
Logical " 0 " (at -16 mA )
\end{tabular} & \[
\begin{gathered}
+24 \\
0
\end{gathered}
\] & 4 & \[
\begin{aligned}
& +55 \\
& +04
\end{aligned}
\] & \begin{tabular}{l}
Digits \\
VDC \\
VDC
\end{tabular} \\
\hline \multicolumn{5}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Linearity Error at \(25^{\circ} \mathrm{C}\) \\
Gain Error \({ }^{(3)}\) Voltage \\
Current \\
Offset Error \({ }^{(3)}\) Voltage, Unipolar \\
Current, Unipolar \\
Monotonicity, Temperature Range (14 bits)
\end{tabular} & 0 & \[
\begin{gathered}
\pm 001 \\
\pm 005 \\
\pm 01
\end{gathered}
\] & \[
\begin{gathered}
\pm 0005 \\
\pm 01 \\
\pm 025 \\
\pm 2 \\
\pm 1 \\
+50
\end{gathered}
\] & \[
\begin{gathered}
\% \text { of } \mathrm{FSR}^{(2)} \\
\% \\
\% \\
\mathrm{mV} \\
\mu \mathrm{~A} \\
{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DRIFT (Over specified temp range) Total Error over Temperature Range \({ }^{(4)}\) Voltage, Unipolar \\
Current, Unipolar \\
Gain Voltage \\
Current \\
Offset Voltage, Unipolar \\
Current, Unipolar \\
Differential Linearity over Temperature \\
Linearity Error over Temperature
\end{tabular} & & \(\pm 1\) & \[
\begin{gathered}
\pm 0063 \\
\pm 023 \\
\pm 20 \\
\pm 60 \\
\pm 2 \\
\pm 1 \\
\pm 2 \\
\pm 2
\end{gathered}
\] & \begin{tabular}{l}
\% of FSR \\
\% of FSR \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) ppm of FSR \(/{ }^{\circ} \mathrm{C}\) ppm òf FSR \(/{ }^{\circ} \mathrm{C}\) ppm of FSR \(/{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
SETTLING TIME \\
Voltage Model (to \(\pm 0005 \%\) of FSR) \\
Output 20V Step
\[
\text { 1LSB Step }{ }^{(5)}
\] \\
Slew Rate \\
Current Model (to \(\pm 0.005 \%\) of FSR) \\
Output 2 mA step, \(10 \Omega\) to \(100 \Omega\) Load \(1 \mathrm{k} \Omega\) Load \\
Switching Transient
\end{tabular} & & \[
\begin{gathered}
5 \\
3 \\
20 \\
\\
\\
500
\end{gathered}
\] & \[
\begin{gathered}
10 \\
5 \\
\\
1 \\
3
\end{gathered}
\] & \begin{tabular}{l}
\(\mu \mathrm{S}\) \(\mu \mathrm{s}\) \\
\(\mathrm{V} / \mu \mathrm{s}\) \\
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{s}\) \\
mV
\end{tabular} \\
\hline \multicolumn{5}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
ANALOG OUTPUT \\
Voltage Model \\
Range \\
Output Current \\
Output Impedance (DC) \\
Short-Circuit Duration \\
Current Model \\
Range \\
Output Impedance, Unıpolar \\
Compliance
\end{tabular} & \begin{tabular}{l}
\[
\pm 5
\] \\
Ind
\end{tabular} & \[
\begin{gathered}
0 \text { to }+10 \\
005 \\
\text { inite to Com } \\
0 \text { to }-125 \\
15 \\
\pm 2.5
\end{gathered}
\] & mon & \begin{tabular}{l}
V \\
mA \\
\(\Omega\) \\
mA \\
\(\mathrm{k} \Omega\) \\
V
\end{tabular} \\
\hline INTERNAL REFERENCE VOLTAGE Maxımum External Current \({ }^{(6)}\) Temperature Coefficient of Drift & 60 & 63 & \[
\begin{gathered}
66 \\
\pm 200 \\
\pm 10
\end{gathered}
\] &  \\
\hline ```
POWER SUPPLY SENSITIVITY
Unıpolar Offset }\pm15\textrm{VDC
    +15VDC
Gaın \pm15VDC
    +5VDC
``` & & \[
\begin{aligned}
& \pm 0001 \\
& \pm 0001 \\
& \pm 0001 \\
& \pm 00005
\end{aligned}
\] & & \begin{tabular}{l}
\(\%\) of FSR/\% \(\mathrm{V}_{\mathrm{s}}\) \\
\% of FSR/\%Vs \\
\(\%\) of FSR/\%Vs \\
\(\%\) of FSR/\%Vs
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLY REQUIREMENTS \\
Voltage \\
Supply Drain \(\pm 15 \mathrm{VDC}\) (no load) \\
+5VDC (logıc supply)
\end{tabular} & \(\pm 14\) 5, +4.75 & \[
\begin{gathered}
\pm 15,+5 \\
\pm 25 \\
\pm 20
\end{gathered}
\] & \[
\begin{gathered}
\pm 155,+5.25 \\
\pm 35 \\
\pm 35
\end{gathered}
\] & \begin{tabular}{l}
VDC mA \\
mA
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operatıng (double above Drift Specs) \\
Storage
\end{tabular} & \[
\begin{gathered}
0 \\
-25 \\
-55
\end{gathered}
\] & & \[
\begin{gathered}
+70 \\
+85 \\
+100
\end{gathered}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
*NOTES (1) Adding external CMOS hex buffers CD4009A will provide 15VDC CMOS input compatibility. The percent change in output \(\Delta \mathrm{V}\) o as logic 0 varies from 00 V to +04 V and logic 1 changes from +24 V to +50 V on all inputs is less than \(0006 \%\) of FSR \(\quad\) (2) FSR means Full Scale Range and is 20 V for \(\pm 10 \mathrm{~V}\) range, 10 V for \(\pm 5 \mathrm{~V}\) range, etc (3) Adjustable to zero with external trim potentiometer (4) With gain and offset errors adjusted to zero at \(25^{\circ} \mathrm{C}\) (5) LSB is for 14 -bit resolution (6) Maximum with no degradation of specifications

\section*{MECHANICAL}

NOTE Leads in true position withın \(0.10^{\prime \prime}(0.25 \mathrm{~mm})\) R at MMC at seating plane


Pin numbers shown for reference only Numbers may not be marked on package

\begin{tabular}{|l|c|c|c|c|c|}
\hline \multirow{2}{*}{ DIM } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX \\
\hline A & 1310 & 1360 & 3327 & 3454 \\
\hline B & 770 & 810 & 1956 & 2057 \\
\hline C & 150 & 210 & 381 & 533 \\
\hline D & 018 & 021 & 046 & 053 \\
\hline F & 035 & 050 & 089 & 127 \\
\hline G & \multicolumn{2}{|c|}{100 BASIC } & \multicolumn{2}{|c|}{254 BASIC } \\
\hline H & \multicolumn{2}{|c|}{110} & 130 & \multicolumn{2}{c|}{279} \\
\hline K & \multicolumn{2}{|c|}{150} & 250 & 330 \\
\hline L & \multicolumn{2}{|c|}{600 BASIC } & \multicolumn{2}{|c|}{1524} & 635 \\
\hline N & \multicolumn{2}{|c|}{002} & 010 & \multicolumn{2}{c|}{005} \\
\hline R & 085 & 105 & 025 \\
\hline
\end{tabular}

CASE. Ceramic
MATING CONNECTOR: 245MC
WEIGHT. 8.4 grams ( 03 oz )
HERMETICITY: Conforms to method 1014, condition C, step 1 (fluorocarbon) of MIL-STD-883 (gross leak).

CONNECTION DIAGRAM


\section*{DISCUSSION OF SPECIFICATIONS}

\section*{DIGITAL INPUT CODES}

The DAC71 accepts comlementary digital input codes in decimal (CCD) format (see Table I).

TABLE I. Digital Input Codes.
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{DIGITAL INPUT CODES} \\
\hline \multirow[t]{2}{*}{\[
\left.\begin{aligned}
& n \\
& \vec{U} \\
& 0 \\
& 0 \\
& \sum_{0} \\
& 0
\end{aligned} \right\rvert\,
\]} & & & \begin{tabular}{l}
CCD \\
Complementary Coded Decimal 4 Digits
\end{tabular} & - Invert the MSB of the COB code with an \\
\hline & FS bits ON All Bits OFF & \[
\begin{array}{ll}
0110 & 0110 \\
1111 & 1111
\end{array}
\] & + Full Scale Zero & inverter to obtain CTC code \\
\hline
\end{tabular}

\section*{ACCURACY}

\section*{Linearity}

This specification describes one of the truest measures of D/A converter accuracy. As defined it means that the analog output will not vary by more than \(\pm 0.005 \%\) max (CCD) from a straight line drawn through the end points (all bits ON and all bits OFF) at \(+25^{\circ} \mathrm{C}\).

\section*{Differential Linearity}

Differential linearity error of a \(\mathrm{D} / \mathrm{A}\) converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of \(\pm 1 / 2\) LSB means that the output voltage step sizes can be anywhere from 1/2LSB to

PIN ASSIGNMENTS
\begin{tabular}{|rll|}
\hline & & \\
I Model & Pin & V Model \\
(MSB) Bit 1 & 1 & Bit 1 (MSB) \\
Bit 2 & 2 & Bit 2 \\
Bit 3 & 3 & Bit 3 \\
Bit 4 & 4 & Bit 4 \\
Bit 5 & 5 & Bit 5 \\
Bit 6 & 6 & Bit 6 \\
Bit 7 & 7 & Bit 7 \\
Bit 8 & 8 & Bit 8 \\
Bit 9 & 9 & Bit 9 \\
Bit 10 & 10 & Bit 10 \\
Bit 11 & 11 & Bit 11 \\
Bit 12 & 12 & Bit 12 \\
Bit 13 & 13 & Bit 13 \\
Bit 14 & 14 & Bit 14 \\
Bit 15 & 15 & Bit 15 \\
(LSB) Bit 16 & 16 & Bit 16 (LSB) \\
RF & 17 & Vout \\
+5VDC & 18 & +5VDC \\
\(-15 V D C\) & 19 & \(-15 V D C\) \\
COMMON & 20 & COMMON \\
lout & 21 & SUMMING JUNCTION \\
GAIN ADJUST & 22 & GAIN ADJUST \\
+15VDC & 23 & +15VDC \\
6 3V REF OUT & 24 & 6 3V REF OUT \\
& & \\
\hline
\end{tabular}

3/2LSB when the input changes from one adjacent input stage to the next.

\section*{Monotonicity}

Monotonicity over \(0^{\circ} \mathrm{C}\) to \(+50^{\circ} \mathrm{C}\) is guaranteed. This insures that the analog output will increase or remain the same for increasing 14-bit input digital codes.

\section*{DRIFT}

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per \({ }^{\circ} \mathrm{C}\) (see Figure 1). Gain Drift is established by: 1. testing the end point differences for each DAC71 model at \(+25^{\circ} \mathrm{C}\) and the appropriate specification temperature extremes;


FIGURE 1. Gain Drift Error (\%) vs Temperature.
2. calculating the gain error with respect to the \(+25^{\circ} \mathrm{C}\) value; and
3. dividing by the temperature change. This is expressed in \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
Offset Drift is a measure of the actual change in output with all " 1 "s on the input over the specified temperature range.
The maximum change in offset is referenced to the offset at \(+25^{\circ} \mathrm{C}\) and is divided by the temperature range. This drift is expressed in parts per million of full scale range per \({ }^{\circ} \mathrm{C}\) (ppm of FSR \(/{ }^{\circ} \mathrm{C}\) ).

\section*{SETTLING TIME}

Settling time is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 2).


FIGURE 2. Full Scale Range Settling Time vs Accuracy.

\section*{Voltage Output Models}

Settling times are specified to \(\pm 0.005 \%\) of FSR; one for maximum full scale range changes of 20 V and one for a lLSB change. The lLSB change is measured at the major carry ( \(0111 \ldots 11\) to \(1000 \ldots 00\) ), the point at which the worst-case settling time occurs.

\section*{Current Output Models}

Two settling times are specified to \(\pm 0.005 \%\) of FSR. Each is given for current models connected with two different resistive loads: \(10 \Omega\) to \(100 \Omega\) and \(1000 \Omega\).

\section*{COMPLIANCE}

Compliance voltage is the maximum voltage swing allowed on the output of the current models while maintaining specified accuracy. The typical compliance voltage of all current output models is +2.5 V and maximum safe voltage swing permitted without damage is +5 V .

\section*{POWER SUPPLY SENSITIVITY}

Power supply sensitivity is a measure of the effect of a power supply change on the \(D / A\) converter output. It is defined as a percent of FSR per percent of change in either the positive, negative, or logic supplies about the nominal power supply voltages (see Figure 3).


FIGURE 3. Power Supply Rejection vs Power Supply Ripple Frequency.

\section*{REFERENCE SUPPLY}

All DAC71 models are supplied with an internal +6.3 V reference voltage supply. This reference voltage (pin 24) has a tolerance of \(\pm 5 \%\) and is connected internally for specified operation. The zener is selected for a Gain Drift of typically \(\pm 3 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and is burned-in for a total of 168 hours for guaranteed reliability. This reference may also be used externally but the current drain is limited to \(200 \mu \mathrm{~A}\). An external buffer amplifier is recommended if the DAC71 internal reference is used externally in order to provide a constant load to the reference supply output.

\section*{OPERATING INSTRUCTIONS}

\section*{POWER SUPPLY CONNECTIONS}

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors ( \(1 \mu \mathrm{~F}\) tantalum or electrolytic recommended) should be located close to the DAC71. Electrolytic capacitors, if used, should be paralleled with \(0.01 \mu \mathrm{~F}\) ceramic capacitors for best high frequency performance.

\section*{EXTERNAL OFFSET AND GAIN ADJUSTMENT}

Offset and gain may be trimmed by installing external offset and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(3.9 \mathrm{M} \Omega\) and \(270 \mathrm{k} \Omega\) resistors ( \(20 \%\) carbon or better) should be located close to the DAC71 to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 4, may be substituted in place of the \(3.9 \mathrm{M} \Omega\). A \(0.001 \mu \mathrm{~F}\) to \(0.01 \mu \mathrm{~F}\) ceramic


FIGURE 4. Equivalent Resistances.
capacitor should be connected from Gain Adjust (pin 22) to common to prevent noise pickup. Refer to Figure 5 for relationship of offset and gain adjustments to unipolar and bipolar D/A converters.


FIGURE 5. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.

\section*{Offset Adjustment}

For unipolar configurations, apply the digital input code that should produce zero potential output and adjust the offset potentiometer for zero output.
See Table II for corresponding codes and the Connection Diagram for offset adjustment connections. Offset adjust should be made prior to gain adjust.

TABLE II. Digital Input and Analog Output Relationships.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{3}{*}{DIGITAL INPUT CODE} & \multicolumn{4}{|c|}{OUTPUT CODE} \\
\hline & \multicolumn{2}{|c|}{VOLTAGE} & \multicolumn{2}{|c|}{CURRENT} \\
\hline & \begin{tabular}{l}
16-8it \\
Resolution
\end{tabular} & \begin{tabular}{l}
\[
14-\mathrm{Bit}^{2}
\] \\
Resolution
\end{tabular} & \begin{tabular}{l}
16-Bit \\
Resolution
\end{tabular} & \begin{tabular}{l}
\[
14-8 i t
\] \\
Resolution
\end{tabular} \\
\hline Complementary Bınary Coded Decimal CCD 0 to -10 V or 0 to -125 mA One LSB & \(\qquad\) Resolution & \multirow[b]{2}{*}{NA} & 4-Digit
Resolution & \multirow[b]{2}{*}{N A} \\
\hline \begin{tabular}{l}
One LSB \\
Full Scale 01100110 All Bits OFF 11111111
\end{tabular} & \[
\begin{gathered}
+10 \mathrm{mV} \\
-9999 \mathrm{~V} \\
\text { Zero }
\end{gathered}
\] & & \[
\begin{gathered}
0125 \mu \mathrm{~A} \\
-124987 \mathrm{~mA} \\
\text { Zero }
\end{gathered}
\] & \\
\hline
\end{tabular}

\section*{Gain Adjustment}

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagram for gain adjustment connections.

\section*{INSTALLATION CONSIDERATIONS}

Figure 6 shows the connection diagram for a voltage output DAC71. Lead and contact resistances are represented by \(R_{1}\) through \(R_{5}\). As long as the load resistance \(R_{L}\) ) is constant. \(R_{2}\) simply introduces a gain error that can be removed during initial calibration. \(R_{3}\) is part of \(\mathrm{R}_{\mathrm{L}}\) if the output voltage is sensed at Common (pin 20) and therefore introduces no error. If \(R_{L}\) is variable then \(\mathrm{R}_{2}\) should be less than \(\mathrm{R}_{\mathrm{Lman}} / 2^{16}\) to reduce voltage drops
due to wiring to less than 1LSB. For example, if \(R_{\text {Lmin }}\) is \({ }_{5 k} \Omega\), then \(R_{2}\) should be less than \(0.08 \Omega\). \(R_{L}\) should be located as close as possible to the DAC71 for optimum performance.


FIGURE 6. Output Circuit for Voltage Models.
Figures 7 and 8 show two methods of connecting current model DAC71s with the external precision output op amps. By sensing the output voltage at the load resistor (i.e., by connecting \(R_{F}\) to the output of \(A_{1}\) at \(R_{1}\) ) the effect of \(R_{1}\) and \(R_{2}\) is greatly reduced. \(R_{1}\) will cause a gain error but is independent of the value of \(R_{L}\) and can be eliminated during initial calibration. The effect of \(\mathbf{R}_{2}\) is negligible because it is inside the feedback loop of the


FIGURE 7. Preferred External Op Amp Configuration.
output op amp and is therefore greatly reduced by the loop gain. If the output cannot be sensed at Common (pin 20), then the differental output circuit shown in Figure 8 is recommended. In this circuit the output voltage is sensed at the load common and not at the DAC common as in the previous circuits. The value of \(\mathbf{R}_{6}\) and \(\mathrm{R}_{7}\) must be adjusted for maximum commonmode rejection at \(R_{1}\). Note that if \(R_{3}\) is negligible, the circuit of Figure 8 can be reduced to the one shown in Figure 8 because \(R_{8}=\left(R_{7}+R_{5}\right) \| R_{6}\). In all three circuits the effect of \(R_{4}\) is negligible.


FIGURE 8. Differential Sensing Output Op Amp Configuration.

The DAC71 and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key word in elimination of RF radiation or pickup is loop area. Therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a signal lead and its return conductor are wired close together, they present a small fluxcapture cross section for any external field. This reduces radiation pickup in the circuit.
NOTE: It is recommended that the digital input lines of the DAC71 be driven from inverters or buffers of TTL input registers to obtain specified accuracy.

\section*{APPLICATIONS}

\section*{DRIVING AN EXTERNAL OP AMP WITH CURRENT OUTPUT DAC}

The DAC71-CCD-I is a current output device and will drive the summing junction of an op amp to produce an output voltage (see Figure 9). The op amp output voltage is:
\[
\mathrm{V}_{\text {OUT }}=-\mathrm{l}_{\mathrm{OUT}} \mathrm{R}_{\mathrm{F}}
\]


FIGURE 9. External Op Amp Using Internal Feedback Resistors.
where Iout is the DAC71 output current and \(R_{F}\) is the feedback resistor. Use of the internal feedback resistor (pin 17) is required to obtain specified gain accuracy and low gain drift.
The DAC71 can be scaled for any desired voltage range with an external feedback resistor, but at the expense of increased drifts of up to \(\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). The resistors in the DAC71 are chosen for ratio tracking of \(\pm 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and not absolute TCR (which may be as high at \(\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ).
An alternative method of scaling the output voltage of the DAC71 and preserving the low gain drift is shown in Figure 10.


FIGURE 10. External Op Amp Using Internal and External Feedback Resistors to Maintain Low Gain Drift.

\title{
Monolithic 12-Bit DIGITAL-TO-ANALOG CONVERTERS
}

\section*{FEATURES}
- INDUSTRY STANDARD PINOUT
- LOW POWER DISSIPATION: 345mW
- FULL \(\pm\) IOV SWING WITH \(V_{c c}= \pm 12 V D C\)
- digital inputs are ttl- and cmos-compatible
- GUARANTEED SPECIFICATIONS WITH \(\pm 12 \mathrm{~V}\) AND \(\pm 15 V\) SUPPLIES
- SINGLE-CHIP DESIGN
- \(\pm 1 / 2 L S B\) MAXIMUM NONLINEARITY, \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
- GUARANTEED MONOTONICITY, \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
- TWO PACKAGE OPTIONS: Hermetic side-brazed ceramic and low-cost molded plastic
- SETTLING TIME: \(4 \mu \mathrm{~s}\) max to \(\pm 0.01 \%\) of Full Scale

\section*{DESCRIPTION}

This monolithic digital-to-analog converter is pin-for-pin equivalent to the industry standard DAC80, first introduced by Burr-Brown. Its single-chip design includes the output amplifier and provides a highly stable reference capable of supplying up to 2.5 mA to an external load without degradation of \(D / A\) performance.
This converter uses proven circuit techniques to provide accurate and reliable performance over temperature and power supply variations. The use of a buried zener diode as the basis for the internal reference contributes to the high stability and low noise of the device. Advanced methods of laser trimming result in precision output current and output amplifier feedback resistors, as well as low integral and differential linearity errors. Innovative circuit design enables the DAC80 to operate at supply voltages as low as \(\pm 11.4 \mathrm{~V}\) with no loss in
performance or accuracy over any range of output voltage. The lower power dissipation of this 118 -mil by \(121-\mathrm{mil}\) chip results in higher reliability and greater long term stability.
Burr-Brown has further enhanced the reliability of the monolithic DAC80 by offering a hermetic, sidebrazed, ceramic package. In addition, ease of use has been enhanced by eliminating the need for a +5 V logic power supply.
For applications requiring both reliability and low cost, the DAC80P in a molded plastic package offers the same electrical performance over temperature as the ceramic model. The DAC80P is available with either voltage or current output.
For designs that require a wider temperature range, see Burr-Brown models DAC85H and DAC87H. For designs that require complementary coded decimal inputs, see Burr-Brown model DAC80-CCD-V (-I).


\section*{ELECTRICAL}

Typical at \(+25^{\circ} \mathrm{C}\) and \(\pm \mathrm{V}_{\mathrm{cc}}=12 \mathrm{~V}\) or 15 V unless otherwise noted
\begin{tabular}{|c|c|c|c|c|}
\hline MODEL & \multicolumn{3}{|c|}{DAC80} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
DIGITAL INPUT \\
Resolution \\
Logic Levels \(\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right)^{(1)}\) \\
\(V_{\text {IH }}\) (Logic "1") \\
\(V_{\text {IL }}\) (Logic " 0 ") \\
\(\mathrm{I}_{\mathrm{IH}}\left(\mathrm{V}_{\mathrm{IN}}=+24 \mathrm{~V}\right)\) \\
\(I_{\text {IL }}\left(\mathrm{V}_{\text {IN }}=+0.4 \mathrm{~V}\right)\)
\end{tabular} & \[
\begin{gathered}
+2 \\
0
\end{gathered}
\] & & \[
\begin{array}{r}
12 \\
+165 \\
+0.8 \\
+20 \\
-180
\end{array}
\] & \[
\begin{gathered}
\text { Bits } \\
\text { VDC } \\
\text { VDC } \\
\mu \mathrm{A} \\
\mu \mathrm{~A} \\
\hline
\end{gathered}
\] \\
\hline \begin{tabular}{l}
ACCURACY (at \(+25^{\circ} \mathrm{C}\) ) \\
Linearity Error \\
Differential Linearity Error Gain Error \({ }^{(2)}\) Offset Error \({ }^{(2)}\)
\end{tabular} & & \[
\begin{aligned}
& \pm 1 / 4 \\
& \pm 1 / 2 \\
& \pm 01 \\
& \pm 005
\end{aligned}
\] & \[
\begin{gathered}
\pm 1 / 2 \\
\pm 3 / 4 \\
\pm 03 \\
\pm 015
\end{gathered}
\] & \[
\begin{gathered}
\text { LSB } \\
\text { LSB } \\
\% \\
\% \text { of } \mathrm{FSR}^{(3)}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DRIFT \(\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right)^{(4)}\) \\
Total bipolar drift (ıncludes gaın, offset, and linearity drifts) \\
Total Error Over \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}^{(5)}\) \\
Unipolar \\
Bipolar \\
Gain Including Internal Reference \\
Excluding Internal Reference \\
Unipolar Offset \\
Bipolar Offset \\
Differential Linearity \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Linearity Error \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
Monotonicity Guaranteed
\end{tabular} & 0 & \[
\begin{gathered}
\pm 10 \\
\pm 006 \\
\pm 006 \\
\pm 10 \\
\pm 5 \\
\pm 1 \\
\pm 7 \\
\pm 1 / 2 \\
\pm 1 / 4
\end{gathered}
\] & \[
\begin{gathered}
\pm 25 \\
\pm 0.15 \\
\pm 012 \\
\pm 30 \\
\pm 10 \\
\pm 3 \\
\pm 15 \\
\pm 3 / 4 \\
\pm 1 / 2 \\
+70 \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
\(\%\) of FSR \\
\% of FSR ppm \(/{ }^{\circ} \mathrm{C}\) ppm \(/{ }^{\circ} \mathrm{C}\) ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) ppm of FSR \(/{ }^{\circ} \mathrm{C}\) LSB \\
LSB \\
\({ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
CONVERSION SPEED, Vout models \\
Settling Time to \(\pm 001 \%\) of FSR \\
For FSR change ( \(2 \mathrm{k} \Omega\) \| 500 pF load) with \(10 \mathrm{k} \Omega\) Feedback with \(5 \mathrm{k} \Omega\) Feedback \\
For 1LSB Change \\
Slew Rate
\end{tabular} & 10 & 3
2
1 & 4
3 & \[
\begin{gathered}
\mu \mathrm{s} \\
\mu \mathrm{~s} \\
\mu \mathrm{~s} \\
\mathrm{~V} / \mu \mathrm{s}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
CONVERSION SPEED, lout models \\
Settling Time to \(\pm 001 \%\) of FSR \\
For FSR change. \(10 \Omega\) to \(100 \Omega\) load \(1 \mathrm{k} \Omega\) load
\end{tabular} & & 300
1 & & \[
\begin{aligned}
& \mathrm{ns} \\
& \mu \mathrm{~s}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ANALOG OUTPUT, Vour models \\
Ranges \\
Output Current \({ }^{(6)}\) \\
Output Impedance (DC) \\
Short Circuit to Common, Duration \({ }^{(7)}\)
\end{tabular} & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \pm 25, \pm 5, \pm 10,+5,+10 \\
& \pm\left. 5\right|_{\text {Indefinite }} ^{005} \mid
\end{aligned}
\]} & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
ANALOG OUTPUT, Iout models \\
Ranges. Bipoiar \\
Unipolar \\
Output Impedance Bipolar Unipolar \\
Compliance
\end{tabular} & \[
\begin{gathered}
\pm 0.96 \\
-1.96 \\
2.6 \\
46 \\
-25
\end{gathered}
\] & \[
\begin{gathered}
\pm 10 \\
-20 \\
3.2 \\
66
\end{gathered}
\] & \[
\begin{gathered}
\pm 104 \\
-204 \\
37 \\
86 \\
+25
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{mA} \\
\mathrm{~mA} \\
\mathrm{k} \Omega \\
\mathrm{k} \Omega \\
\mathrm{~V}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
REFERENCE VOLTAGE OUTPUT \\
External Current (constant load) \\
Drift vs Temperature \\
Output Impedance
\end{tabular} & +6.23 & \[
\begin{gathered}
+630 \\
\pm 10 \\
1
\end{gathered}
\] & \[
\begin{gathered}
+637 \\
25 \\
\pm 20
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\Omega
\end{gathered}
\] \\
\hline POWER SUPPLY SENSITIVITY
\[
V_{c c}= \pm 12 \mathrm{VDC} \text { or } \pm 15 \mathrm{VDC}
\] & & \(\pm 0002\) & \(\pm 0.006\) & \% FSR/ \% V \({ }_{\text {cc }}\) \\
\hline \begin{tabular}{l}
POWER SUPPLY REQUIREMENTS \\
\(\pm V_{c c}\) \\
Supply Drain (no load). \(+\mathrm{V}_{\mathrm{cc}}\) \(-V_{c c}\) \\
Power Dissipation ( \(\mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}\) )
\end{tabular} & \(\pm 11.4\) & \[
\begin{gathered}
8 \\
15 \\
345 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 165 \\
12 \\
20 \\
480
\end{gathered}
\] & \begin{tabular}{l}
VDC \\
mA \\
mA \\
mW
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification \\
Operatıng \\
Storage. Plastic DIP Ceramic DIP
\end{tabular} & \[
\begin{gathered}
0 \\
-25 \\
-60 \\
-65
\end{gathered}
\] & & \[
\begin{array}{r}
+70 \\
+85 \\
+100 \\
+150
\end{array}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTES (1) Refer to "Logıc Input Compatıbılity" sectıon (2) Adjustable to zero with external trim potentiometer. (3) FSR means full scale range and is 20 V for \(\pm 10 \mathrm{~V}\) range, 10 V for \(\pm 5 \mathrm{~V}\) range for Vout models; 2 mA for lout models (4) To maintain drift spec, internal feedback resistors must be used (5) Includes the effects of gain, offset and linearity drift Gain and offset errors externally adjusted to zero at \(+25^{\circ} \mathrm{C}\). (6) For \(\pm \mathrm{V}_{\mathrm{cc}}\) less than \(\pm 12 \mathrm{VDC}\), limit output current load to \(\pm 2.5 \mathrm{~mA}\) to maintain \(\pm 10 \mathrm{~V}\) full scale output voltage swing For output range of \(\pm 5 \mathrm{~V}\) or less, the output current is \(\pm 5 \mathrm{~mA}\) over entire \(\pm \mathrm{V}_{\mathrm{cc}}\) range (7) Short circuit current is 40 mA , max

\section*{MECHANICAL}

Hermetic Ceramic 24-Lead DIP


PIN Pin material and plating composition con form to method 2003 (solderability) of MIL-STD-883 (except paragraph 3 2)
HERMETICITY Conforms to Method 1014, Condition A1 or A2 (fine leak) and Condition C (gross leak). Metal lid of package is connected to - Vcc internally

CASE Ceramic MATING CONNECTOR 0245MC
WEIGHT 41 grams
(0 15 oz )

Molded Plastic 24-Lead DIP


NOTE
Leads in true position within \(0010^{\prime \prime}(025 \mathrm{~mm})\) \(R\) at MMC at seatıng plane


PIN Pin material and plating composition conform to method 2003 (solderability) of MIL-STD-883 (except paragraph 3 2)

CASE Plastıc
MATING CONNECTOR 0245MC WEIGHT 37 grams (0 13 oz )

FUNCTIONAL DIAGRAM AND PIN ASSIGNMENTS


\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the models indicated in the Ordering Information table. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \begin{tabular}{l}
\(+V_{c c}\) to Common \\
- \(V_{c c}\) to Common
\end{tabular} & \[
\begin{aligned}
& \mathrm{OV} \text { to }+18 \mathrm{~V} \\
& \mathrm{OV} \text { to }-18 \mathrm{~V}
\end{aligned}
\] \\
\hline Digital Data Inputs to Common & -1 V to +18 V \\
\hline Reference Output to Common & \(\pm \mathrm{V}_{\text {cc }}\) \\
\hline Reference Input to Common & \(\pm \mathrm{V}_{\text {cc }}\) \\
\hline Bipolar Offset to Common & \(\pm \mathrm{V}_{\text {cc }}\) \\
\hline 10 V Range R to Common & \(\pm \mathrm{V}_{\mathrm{cc}}\) \\
\hline 20V Range R to Common & \(\pm \mathrm{V}_{\mathrm{cc}}\) \\
\hline External Voltage to DAC Output & -5 V to +5 V \\
\hline Lead Temperature, Soldering & \(+300^{\circ} \mathrm{C}, 10 \mathrm{~s}\) \\
\hline Max Junction Temperature & \(.165^{\circ} \mathrm{C}\) \\
\hline Thermal Resistance, \(\theta_{\text {JA }}\) : Plastic DIP & \(100^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline Ceramic DIP & \(65^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

\section*{DISCUSSION OF SPECIFICATIONS}

\section*{digital input codes}

The DAC80 accepts complementary binary digital input codes. The CBI model may be connected by the user for any one of three complementary codes: CSB, COB, or CTC (see Table I).

TABLE I. Digital Input Codes.
\begin{tabular}{|c|c|c|c|}
\hline DIGITAL INPUT & \multicolumn{3}{|c|}{ANALOG OUTPUT} \\
\hline MSB LSB & CSB Compl Straight Binary & COB Compl. Offset Bınary & СTC* Compl Two's Compl \\
\hline \[
\begin{aligned}
& 100000000000 \\
& 111111111111
\end{aligned}
\] & +Full Scale +1/2 Full Scale 1/2 Full Scale -1LSB Zero & +Full Scale Zero -1LSB -Full Scale & \begin{tabular}{l}
-1LSB \\
-Full Scale \\
-Full Scale Zero
\end{tabular} \\
\hline \multicolumn{4}{|l|}{* Invert the MSB of the COB code with an external inverter to obtain CTC code.} \\
\hline
\end{tabular}

\section*{ORDERING INFORMATION}
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Model } & Package & Output \\
\hline DAC80-CBI-I & Ceramic DIP & Current \\
DAC80Z-CBI-I & Ceramic DIP & Current \\
DAC80-CBI-V & Ceramic DIP & Voltage \\
DAC80Z-CBI-V & Ceramic DIP & Voltage \\
DAC80P-CBI-I & Plastic DIP & Current \\
DAC80P-CBI-V & Plastic DIP & Voltage \\
\hline BURN-IN SCREENING OPTION \\
\hline \multicolumn{3}{|c|}{} \\
\multicolumn{2}{|c|}{ Model } & Package \\
\hline DAC80-CBI-V-BI & Ceramic DIP & Burn-In Temp. \\
DAC80P-CBI-Y-BI & Plastic_DIP & \(+125^{\circ}{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE (1) Or equivalent combination See text

\section*{ACCURACY}

Linearity of a \(\mathrm{D} / \mathrm{A}\) converter is the true measure of its performance. The linearity error of the DAC80 is specified over its entire temperature range. This means that the analog output will not vary by more than \(\pm 1 / 2 \mathrm{LSB}\), maximum, from an ideal straight line drawn between the end points (inputs all " 1 "s and all " 0 "s) over the specified temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\).
Differential linearity error of a \(D / A\) converter is the deviation from an ideal lLSB voltage change from one adjacent output state to the next. A differential linearity error specification of \(\pm 1 / 2\) LSB means that the output voltage step sizes can range from \(1 / 2 \mathrm{LSB}\) to \(3 / 2 \mathrm{LSB}\) when the input changes from one adjacent input state to the next.
Monotonicity over a \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) range is guaranteed in the DAC80 to insure that the analog output will increase or remain the same for increasing input digital codes.

\section*{DRIFT}

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per \({ }^{\circ} \mathrm{C}\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)\). Gain drift is established by: 1 ) testing the end point differences for each DAC80 model at \(0^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}\) and \(+70^{\circ} \mathrm{C}\); 2) calculating the gain error with respect to the \(25^{\circ} \mathrm{C}\) value and; 3) dividing by the temperature change. This figure is expressed in \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and is given in the electrical specifications both with and without internal reference.
Offset Drift is a measure of the actual change in output with all "l"s on the input over the specified temperature range. The offset is measured at \(0^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}\) and \(+70^{\circ} \mathrm{C}\). The maximum change in Offset is referenced to the Offset at \(25^{\circ} \mathrm{C}\) and is divided by the temperature range. This drift is expressed in parts per million of full scale range per \({ }^{\circ} \mathrm{C}\) ( ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) ).

\section*{SETTLING TIME}

Settling time for each DAC80 model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 1).


FIGURE 1. Full Scale Range Settling Time vs Accuracy.

\section*{Voltage Output Models}

Three settling times are specified to \(\pm 0.01 \%\) of full scale range (FSR); two for maximum full scale range changes of \(20 \mathrm{~V}, 10 \mathrm{~V}\) and one for a 1 LSB change. The 1 LSB change is measured at the major carry ( \(0111 \ldots 11\) to \(1000 \ldots 00\) ), the point at which the worst case settling time occurs.

\section*{Current Output Models}

Two settling times are specified to \(\pm 0.01 \%\) of FSR. Each is given for current models connected with two different resistive loads: \(10 \Omega\) to \(100 \Omega\) and \(1000 \Omega\) to \(1875 \Omega\). Internal resistors are provided for connecting nominal load resistances of approximately \(1000 \Omega\) to \(1800 \Omega\) for output voltage range of \(\pm 1 \mathrm{~V}\) and 0 to -2 V (see Figures 11 and 12).

\section*{COMPLIANCE}

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of all current output models is \(\pm 2.5 \mathrm{~V}\). Maximum safe voltage range of \(\pm 1 \mathrm{~V}\) and 0 to -2 V . (See Figures 11 and 12).

\section*{POWER SUPPLY SENSITIVITY}

Power supply sensitivity is a measure of the effect of a power supply change on the \(\mathrm{D} / \mathrm{A}\) converter output. It is defined as a percent of FSR per percent of change in either the positive or negative supplies about the nominal power supply voltages (see Figure 2).


FIGURE 2. Power Supply Rejection vs Power Supply Ripple.

\section*{REFERENCE SUPPLY}

All DAC80 models are supplied with an internal 6.3 V reference voltage supply. This voltage (pin 24) has a tolerance of \(\pm 1 \%\) and must be connected to the Reference Input (pin 16) for specified operation. This reference may be used externally also, but external current drain is limited to 2.5 mA .

If a varying load is to be driven, an external buffer amplifier is recommended to drive the load in order to isolate bipolar offset from load variations. Gain and bipolar offset adjustments should be made under constant load conditions.

\section*{LOGIC INPUT COMPATIBILITY}

DAC80 digital inputs are TTL, LSTTL and 4000B, \(54 / 74 \mathrm{HC}\) CMOS compatible. The input switching threshold remains at the TTL threshold over the entire supply range.
Logic " 0 " input current over temperature is low enough to permit driving DAC80 directly from outputs of 4000B and 54/74C CMOS devices.

\section*{OPERATING INSTRUCTIONS}

\section*{POWER SUPPLY CONNECTIONS}

Connect power supply voltages as shown in Figure 3. For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown. These capacitors ( \(1 \mu \mathrm{~F}\) tantalum) should be located close to the DAC80.

\section*{\(\pm 12 \mathrm{~V}\) OPERATION}

All DAC80 models can operate over the entire power supply range of \(\pm 11.4 \mathrm{~V}\) to \(\pm 16.5 \mathrm{~V}\). Even with supply levels dropping to \(\pm 11.4 \mathrm{~V}\), the DAC80 can swing a full \(\pm 10 \mathrm{~V}\) range, provided the load current is limited to \(\pm 2.5 \mathrm{~mA}\). With power supplies greater than \(\pm 12 \mathrm{~V}\), the DAC 80 output can be loaded up to \(\pm 5 \mathrm{~mA}\). For output swing of \(\pm 5 \mathrm{~V}\) or less, the output current is \(\pm 5 \mathrm{~mA}\), min. over the entire \(V_{c c}\) range.

No bleed resistor is needed from \(+\mathrm{V}_{\mathrm{CC}}\) to pin 24, as was needed with prior hybrid Z versions of DAC80. Existing \(\pm 12 \mathrm{~V}\) applications that are being converted to the monolithic DAC80 must omit the resistor to pin 24 to insure proper operation.

\section*{EXTERNAL OFFSET AND GAIN ADJUSTMENT}

Offset and gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 3 and adjust as described below. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(3.9 \mathrm{M} \Omega\) and \(10 \mathrm{M} \Omega\) resistors ( \(20 \%\) carbon or better) should be located close to the DAC80 to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent " \(T\) " network, as shown in Figure 4, may be substituted.


FIGURE 4. Equivalent Resistances.
Existing applications that are converting to the monolithic DAC80 must change the gain trim resistor on pin 23 from \(33 \mathrm{M} \Omega\) to \(10 \mathrm{M} \Omega\) to insure sufficient adjustment range. Pin 23 is a high impedance point and a \(0.001 \mu \mathrm{IF}\) to \(0.01 \mu \mathrm{~F}\) ceramic.capacitor should be connected from this pin to Common (pin 21) to prevent noise pickup. Refer to Figure 5 for relationship of Offset and Gain adjustments to unipolar and bipolar D/A operation.


FIGURE 3. Power Supply and External Adjustment Connection Diagrams


FIGURE 5. Relationship of Offset and Gain Adjustments for a Unipolar and Bipolar D/A Converter.

\section*{Offset Adjustment}

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the Offset potentiometer for zero output.
For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output. Example: If the Full Scale Range is connected for 20 V , the maximum negative output voltage is -10 V . See Table II for corresponding codes.

TABLE II. Digital Input/Analog Output.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{3}{*}{ DIGITAL INPUT } & \multicolumn{4}{|c|}{ ANALOG OUTPUT } \\
\cline { 2 - 6 } & \multicolumn{2}{|c|}{ VOLTAGE * } & \multicolumn{2}{|c|}{ CURRENT } \\
\hline MSB LSB & 0 to +10 V & \(\pm 10 \mathrm{~V}\) & 0 to -2 mA & \(\pm 1 \mathrm{~mA}\) \\
\cline { 2 - 6 } & 000000000000 & +99976 V & +99951 V & -19995 mA \\
01111111111 & +50000 V & 00000 V & -10000 mA & 00000 mA \\
100000000000 & +49976 V & -00049 V & -09995 mA & +00005 mA \\
11111111111 & 00000 V & -100000 V & 00000 mA & +1000 mA \\
One LSB & 244 mV & 488 mV & \(0488 \mu \mathrm{~A}\) & \(0.488 \mu \mathrm{~A}\) \\
\hline
\end{tabular}
*To obtain values for other binary ranges
0 to +5 V range divide 0 to +10 V range values by 2
\(\pm 5 \mathrm{~V}\) range' divide \(\pm 10 \mathrm{~V}\) range values by 2
\(\pm 25 \mathrm{~V}\) range divide \(\pm 10 \mathrm{~V}\) range values by 4

\section*{Gain Adjustment}

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output. Adjust the Gain potentiometer for this positive full scale output. See Table II for positive full scale voltages and currents.

\section*{VOLTAGE OUTPUT MODELS}

\section*{Output Range Connections}

Internal scaling resistors provided in the DAC80 may be connected to produce bipolar output voltage ranges of
\(\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}\) or \(\pm 2.5 \mathrm{~V}\) or unipolar output voltage ranges of 0 to +5 V or 0 to +10 V . See Figure 6 .


FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

Gain and offset drift are minimized because of the thermal tracking of the scaling resistors with other internal device components. Connections for various output voltage ranges are shown in Table III. Settling time for a full-scale range change is specified as \(4 \mu\) sor the 20 V range and \(3 \mu\) s for the 10 V range.

TABLE III. Output Voltage Range Connections for Voltage Models.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Output \\
Range
\end{tabular} & \begin{tabular}{c} 
Digital \\
Input Codes
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 15 to
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 17 to
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 19 to
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 16 to
\end{tabular} \\
\hline\(\pm 10\) & COB or CTC & 19 & 20 & 15 & 24 \\
\(\pm 5\) & COB or CTC & 18 & 20 & NC & 24 \\
\(\pm 2.5 \mathrm{~V}\) & COB or CTC & 18 & 20 & 20 & 24 \\
0 to +10 V & CSB & 18 & 21 & NC & 24 \\
0 to +5 V & CSB & 18 & 21 & 20 & 24 \\
\hline
\end{tabular}

\section*{CURRENT OUTPUT MODELS}

The resistive scaling network and equivalent output circuit of the current model differ from the voltage model and are shown in Figures 7 and 8.


FIGURE 7. Internal Scaling Resistors.


FIGURE 8. Current Output Model Equivalent Output Circuit.

Internal scaling resistors (Figure 7) are provided to scale an external op amp or to configure load resistors for a voltage output. These connections are described in the following sections.
If the internal resistors are not used for voltage scaling, external \(\mathrm{R}_{\mathrm{L}}\) (or \(\mathrm{R}_{\mathrm{F}}\) ) resistors should have a TCR of \(\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less to minimize drift. This will typically add \(\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) plus the TCR of \(\mathrm{R}_{\mathrm{L}}\) (or \(\mathrm{R}_{\mathrm{F}}\) ) to the total drift.

\section*{Driving An External Op Amp}

The current output model DAC80 will drive the summing junction of an op amp used as a current-to-voltage converter to produce an output voltage. See Figure 9.


FIGURE 9. External Op-Amp-Using Internal Feedback Resistors.
\[
\mathrm{V}_{\text {OUT }}=\mathrm{I}_{\mathrm{OUT}} \times \mathrm{R}_{\mathrm{F}}
\]
where Iout is the DAC80 output current and \(R_{F}\) is the feedback resistor. Using the internal feedback resistors of the current output model DAC80 provides output voltage ranges the same as the voltage model DAC80. To obtain the desired output voltage range when connecting an external op amp, refer to Table IV.

TABLE IV. Voltage Range of Current Output
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Output \\
Range
\end{tabular} & \begin{tabular}{c} 
Digital \\
Input Codes
\end{tabular} & \begin{tabular}{c} 
Connect \\
A)
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 17 to
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 19 to
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 16 to
\end{tabular} \\
\hline\(\pm 10 \mathrm{~V}\) & COB or CTC & 19 & 15 & A & 24 \\
\(\pm 5 \mathrm{~V}\) & COB or CTC & 18 & 15 & NC & 24 \\
\(\pm 25 \mathrm{~V}\) & COB or CTC & 18 & 15 & 15 & 24 \\
0 to +10 V & CSB & 18 & 21 & NC & 24 \\
0 to +5 V & CSB & 18 & 21 & 15 & 24 \\
\hline
\end{tabular}

\section*{Output Larger Than 20V Range}

For output voltage ranges larger than \(\pm 10 \mathrm{~V}\), a high voltage op amp may be employed with an external feedback resistor. Use Iout values of \(\pm 1 \mathrm{~mA}\) for bipolar voltage ranges and -2 mA for unipolar voltage ranges. See Figure 10. Use protection diodes when a high voltage op amp is used.
The feedback resistor, \(\mathrm{R}_{\mathrm{F}}\), should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between \(\mathrm{R}_{\mathrm{F}}\) and the internal scaling resistor network. This will typically add \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) plus \(R_{F}\) drift to total drift.


FIGURE 10. External Op-Amp-Using External Feedback Resistors.

\section*{Driving a Resistive Load Unipolar}

A load resistance, \(\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{LI}}+\mathrm{R}_{\mathrm{LS}}\), connected as shown in Figure 11 will generate a voltage range, \(\mathrm{V}_{\text {Out }}\), determined by:
\[
\mathrm{V}_{\text {OUT }}=-2 \mathrm{~mA}\left[\left(\mathrm{R}_{\mathrm{L}} \times \mathrm{R}_{\mathrm{O}}\right) \div\left(\mathrm{R}_{\mathrm{L}}+\mathrm{R}_{\mathrm{O}}\right)\right]
\]


FIGURE 11. Current Output Model Equivalent Circuit Connected for Unipolar Voltage Output with Resistive Load.

The unipolar output impedance \(R_{o}\) equals \(6.6 \mathrm{k} \Omega\) (typ) and \(R_{L I}\) is the internal load resistance of \(968 \Omega\) (derived by connecting pin 15 to pin 20 and pin 18 to 19). By choosing \(\mathrm{R}_{\mathrm{LS}}=210 \Omega, \mathrm{R}_{\mathrm{L}}=1178 \Omega\). \(\mathrm{R}_{\mathrm{L}}\) in parallel with \(R_{o}\) yields \(1 \mathrm{k} \Omega\) total load. This gives an output range of 0 to \(-2 V\). Since \(R_{o}\) is not exact, initial trimming per Figure 3 may be necessary; also \(\mathrm{R}_{\mathrm{Ls}}\) may be trimmed.

\section*{Driving a Resistive Load Bipolar}

The equivalent output circuit for a bipolar output voltage range is shown in Figure \(12, \mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{LI}}+\mathrm{R}_{\mathrm{LS}}\). V OUT \(^{\text {is }}\) determined by:
\[
V_{\text {OUT }}= \pm \operatorname{lmA}\left[\left(R_{O} \times R_{L}\right) \div\left(R_{O}+R_{L}\right)\right]
\]

By connecting pin 17 to 15 , the output current becomes bipolar ( \(\pm 1 \mathrm{~mA}\) ) and the output impedance \(\mathrm{R}_{o}\) becomes \(3.2 \mathrm{k} \Omega(6.6 \mathrm{k} \Omega\) in parallel with \(6.3 \mathrm{k} \Omega)\). \(\mathrm{R}_{\mathrm{LI}}\) is \(1200 \Omega\) (derived by connecting pin 15 to 18 and pin 18 to 19). By choosing \(\mathrm{R}_{\mathrm{LS}}=255 \Omega, \mathrm{R}_{\mathrm{L}}=1455 \Omega . \mathrm{R}_{\mathrm{L}}\) in parallel with Ro yields \(1 \mathrm{k} \Omega\) total load. This gives an output range of \(\pm 1 \mathrm{~V}\). As indicated above, trimming may be necessary.


FIGURE 12. Current Output Model Connected for Bipolar Output Voltage with Resistive Load.

\title{
Monolithic 12-Bit DIGITAL-TO-ANALOG CONVERTERS
}

\section*{FEATURES}
- INDUSTRY STANDARD PINOUT
- LOW POWER DISSIPATION: 345mW
- FULL \(\pm\) IOV SWING WITH \(V_{c c}= \pm 12 V D C\)
- DIGITAL INPUTS ARE TTL- AND CMOS-COMPATIBLE
- GUARANTEED SPECIFICATIONS WITH \(\pm 12 \mathrm{~V}\) AND \(\pm 15 V\) SUPPLIES
- SIngle-Chip design
- \(\pm 1 / 2 L S B\) MAXIMUM NONLINEARITY, \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
- GLiARANTEED MONOTONICITY, \(-55^{\circ} \mathrm{C} T 0+125^{\circ} \mathrm{C}\)
- PACKAGE: Hermetic Side-brazed Ceramic DIP
- SETTLING TIME: \(4 \mu \mathrm{~s}\) max to \(\pm 0.01 \%\) of Full Scale

\section*{DESCRIPTION}

These monolithic digital-to-analog converters are pin-for-pin equivalent to the industry standard DAC85 and DAC87 first introduced by Burr-Brown. Their single-chip design includes the output amplifier and provides a highly stable reference capable of supplying up to 2.5 mA to an external load without degradation of \(\mathrm{D} / \mathrm{A}\) performance.
These converters use proven circuit techniques to provide accurate and reliable performance over temperature and power supply variations. The use of a buried zener diode as the bias for the internal reference contributes to the high stability and low noise of the device. Advanced methods of laser trimming result in precision output current and
output amplifier feedback resistors, as well as low integral and differential linearity errors. Innovative circuit design enables the DAC85 and DAC87 to operate at supply voltages as low as \(\pm 11.4 \mathrm{~V}\) with no loss in performance or accuracy over any range of output voltage. Ease of use has been enhanced by eliminating the need for \(a+5 \mathrm{~V}\) logic power supply. The lower power dissipation of the 118 mil by 121 mil chip results in higher reliability and greater long term stability.
Both models are available in a hermetic, side-brazed, ceramic DIP. The DAC85H is specified over the industrial temperature range of \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). The DAC87H is specified over the entire military temperature range of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\).

ELECTRICAL
Typical at \(+25^{\circ} \mathrm{C}\) and \(\pm \mathrm{V}_{\mathrm{cc}}=12 \mathrm{~V}\) or 15 V unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline MODEL & \multicolumn{3}{|c|}{DAC85H} & \multicolumn{3}{|c|}{DAC87H} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline ```
DIGITAL INPUT
Resolution
Logic Levels ( }\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to +70}\mp@subsup{0}{}{\circ}\textrm{C}
    VIH (Logic "1")
    VIL (Logic "0")
    IIH}(\mp@subsup{V}{IN}{}=+24V
    ILI}(\mp@subsup{V}{IN}{}=+04V
``` & \[
\begin{gathered}
+2 \\
0
\end{gathered}
\] & & \[
\begin{array}{r}
12 \\
+165 \\
+08 \\
+20 \\
-180
\end{array}
\] & * & &  & \[
\begin{gathered}
\text { Bits } \\
\text { VDC } \\
\text { VDC } \\
\mu \mathrm{A} \\
\mu \mathrm{~A}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
ACCURACY (at \(25^{\circ} \mathrm{C}\) ) \\
Linearity Error Differential Linearity Error Gain Error \({ }^{(2)}\) Offset Error \({ }^{(2)}\)
\end{tabular} & & \[
\begin{aligned}
& \pm 1 / 4 \\
& \pm 1 / 2 \\
& \pm 01 \\
& \pm 05
\end{aligned}
\] & \[
\begin{aligned}
& \pm 1 / 2 \\
& \pm 3 / 4 \\
& \pm 02 \\
& \pm 01
\end{aligned}
\] & & * & \[
\begin{gathered}
* \\
* \\
\pm 01 \\
\pm 005
\end{gathered}
\] & \[
\begin{gathered}
\text { LSB } \\
\text { LSB } \\
\% \\
\% \text { of } \mathrm{FSR}^{(3)}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DRIFT (over specification temperature range) \({ }^{(4)}\) \\
Total bipolar drift (incldues gain, offset, and linearity drifts) \\
Total Error (over specification temperature range \({ }^{(5)}\) Unipolar Bipolar \\
Gaın. Including Internal Reference \\
Excluding Internal Reference \\
Unipolar Offset \\
Bipolar Offset \\
Differential Linearity \\
Linearity Error \\
Monotonicity Guaranteed
\end{tabular} & -25 & \begin{tabular}{l}
\(\pm 10\) \\
\(\pm 5\) \\
\(\pm 1 / 4\)
\end{tabular} & \[
\begin{gathered}
\pm 25 \\
\pm 0.2 \\
\pm 012 \\
\pm 20 \\
\pm 10 \\
\pm 3 \\
\pm 10 \\
\pm 3 / 4 \\
\pm 1 / 2 \\
+85
\end{gathered}
\] & -55 & * & \[
\begin{gathered}
\pm 30 \\
* \\
\pm 0.2 \\
* \\
* \\
* \\
* \\
* \\
* \\
* \\
+125
\end{gathered}
\] & \begin{tabular}{l}
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
\% of FSR \\
\% of FSR \\
ppm \(/{ }^{\circ} \mathrm{C}\) \\
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
LSB \\
LSB \\
\({ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
CONVERSION SPEED, Vout models \\
Settling Time to \(\pm 0.012 \%\) of FSR \\
For FSR change ( \(2 \mathrm{k} \Omega\) || 500 pF load): \\
with \(10 \mathrm{k} \Omega\) Feedback \\
with \(5 \mathrm{k} \Omega\) Feedback \\
For 1LSB Change \\
Slew Rate
\end{tabular} & 10 & 3
2
1 & 4
3 & * & * & * & \(\mu \mathrm{s}\) \(\mu \mathrm{s}\) \(\mu \mathrm{s}\) \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline \begin{tabular}{l}
CONVERSION SPEED, lout models \\
Settling Time to \(\pm 0.01 \%\) of FSR \\
For FSR change: \(10 \Omega\) to \(100 \Omega\) load \(1 \mathrm{k} \Omega\) load
\end{tabular} & & \[
\begin{gathered}
300 \\
1
\end{gathered}
\] & & & * & & \[
\begin{aligned}
& \mathrm{ns} \\
& \mu \mathrm{~s}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ANALOG OUTPUT, Vout models \\
Ranges \\
Output Current \({ }^{(8)}\) \\
Output Impedance (DC) \\
Short Circuit to Common, Duration \({ }^{(7)}\)
\end{tabular} & & \[
\begin{gathered}
\pm 5, \pm 10,+ \\
0.05 \\
\text { Indefinite }
\end{gathered}
\] & & * &  & & \[
\begin{gathered}
V \\
m A \\
\Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
ANALOG OUTPUT, lout models \\
Ranges: Bipolar \\
Unipolar \\
Output Impedance. Bipolar Unipolar \\
Compliance
\end{tabular} & \[
\begin{gathered}
\pm 0.96 \\
-1.96 \\
2.6 \\
4.6 \\
-2.5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 1.0 \\
-2.0 \\
3.2 \\
6.6
\end{gathered}
\] & \[
\begin{gathered}
\pm 1.04 \\
-2.04 \\
3.7 \\
86 \\
+2.5 \\
\hline
\end{gathered}
\] & * & * & \(*\)
\(*\)
\(*\)
\(*\)
\(*\) & \[
\begin{gathered}
\mathrm{mA} \\
\mathrm{~mA} \\
\mathrm{k} \Omega \\
\mathrm{k} \Omega \\
\mathrm{~V}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
REFERENCE VOLTAGE OUTPUT \\
External Current (constant load) Drift vs Temperature Output Impedance
\end{tabular} & +6.23 & \[
+630
\]
\[
1
\] & \[
\begin{gathered}
+6.37 \\
2.5 \\
\pm 20
\end{gathered}
\] & * &  & \[
\begin{gathered}
* \\
* \\
\pm 10
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\Omega \\
\hline
\end{gathered}
\] \\
\hline POWER SUPPLY SENSITIVITY
\[
V_{c c}= \pm 12 \mathrm{VDC} \text { or } \pm 15 \mathrm{VDC}
\] & & \(\pm 0002\) & \(\pm 0.006\) & & * & \(\pm 0004\) & \% FSR/ \% V \({ }_{\text {cc }}\) \\
\hline \begin{tabular}{l}
POWER SUPPLY REQUIREMENTS \(\pm \mathrm{V}_{\text {cc }}\) \\
Supply Drain (no load) \(+V_{\text {cc }}\) \\
\(-V_{c c}\) \\
Power Dissipation ( \(\mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{VDC}\) )
\end{tabular} & \(\pm 114\) & \[
\begin{gathered}
8 \\
15 \\
345
\end{gathered}
\] & \[
\begin{gathered}
\pm 16.5 \\
12 \\
20 \\
480
\end{gathered}
\] & * & * & * & \begin{tabular}{l}
VDC \\
mA \\
mA \\
mW
\end{tabular} \\
\hline TEMPERATURE RANGE Specificatıon Storage & \[
\begin{aligned}
& -25 \\
& -65
\end{aligned}
\] & & \[
\begin{gathered}
+85 \\
+150
\end{gathered}
\] & \[
-55
\] & & \[
+125
\] & \[
{ }^{\circ} \mathrm{C}
\] \\
\hline
\end{tabular}
*Specification same as DAC85H
NOTES (1) Refer to "Logic Input Compatibility" section (2) Adjustable to zero with external trim potentiometer. (3) FSR means full scale range and is 20 V for \(\pm 10 \mathrm{~V}\) range, 10 V for \(\pm 5 \mathrm{~V}\) range for Vout models, 2 mA for lout models. (4) To maintain drift spec, internal feedback resistors must be used (5) Includes the effects of gain, offset and linearity drift Gain and offset errors externally adjusted to zero at \(+25^{\circ} \mathrm{C}\) (6) For \(\pm \mathrm{V}_{\text {cc }}\) less than \(\pm 12 \mathrm{VDC}\), limit output current load to \(\pm 25 \mathrm{~mA}\) to maintain \(\pm 10 \mathrm{~V}\) full scale output voltage swing For output range of \(\pm 5 \mathrm{~V}\) or less, the output current is \(\pm 5 \mathrm{~mA}\) over entire \(\pm \mathrm{Vcc}\) range (7) Short circuit current is 40 mA , max

FUNCTIONAL DIAGRAMS AND PIN ASSIGNMENTS


\section*{MECHANICAL}

\section*{PACKAGE (Hermetic DIP)}


NOTE Leads in true position within \(0010^{\prime \prime}(025 \mathrm{~mm})\) R at MMC at seating plane Pin numbers shown for reference only Numbers many not be marked on package Metal lid of package is connected to - Vcc internally CASE Ceramic

\begin{tabular}{|c|r|r|r|r|}
\hline & \multicolumn{3}{|c|}{ INCHES } & \multicolumn{2}{|c|}{ MILLIMETERS } \\
\cline { 2 - 5 } DIM & \multicolumn{2}{|c|}{ MIN } & MAX & MIN \\
\hline A & 1185 & 1215 & 3010 & MAX \\
\hline C & 105 & 170 & 267 & 432 \\
\hline D & 015 & 021 & 38 & 53 \\
\hline F & 035 & 060 & 089 & 152 \\
\hline G & 100 BASIC & \multicolumn{2}{|c|}{254 BASIC } \\
\hline H & 030 & 070 & 076 & 178 \\
\hline J & 008 & 012 & 020 & 030 \\
\hline K & 120 & 240 & 305 & 610 \\
\hline L & 600 BASS & \multicolumn{1}{|c|}{1542 BASIC } \\
\hline M & - & \(10^{\circ}\) & - & \(10^{\circ}\) \\
\hline N & 025 & 060 & 064 & 152 \\
\hline
\end{tabular}

MATING CONNECTOR 0245MC
WEIGHT 41 grams ( 015 oz )
PIN Pin material and plating composition conform to Method 2003 (solderability) of MIL-STD-883 (except paragraph 3 2)
HERMETICITY Conforms to Method 1014, Condition A1 or A2 (fıne leak) and Condition C (gross leak)

\section*{ABSOLUTE MAXIMUM RATINGS}


\section*{ORDERING INFORMATION}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Model } & \\
& \multicolumn{1}{c|}{ Output } \\
\hline DAC85H-CBI-I & Current \\
DAC85H-CBI-IBI \\
DAC85H-CBI-I/QM & (2) \\
DAC85H-CBI-V & Current \\
DAC85H-CBI-VBI & Voltage \\
DAC85H-CBI-V/QM & Voltage \\
DAC87H-CBI-V & Voltage \\
DAC87H-CBI-VBI & Voltage \\
DAC87H-CBI-V/QM & Voltage \\
\hline
\end{tabular}

NOTES (1) Bl indicates burn-in screening option at \(+125^{\circ} \mathrm{C}\) for 160 h or equivalent See text for details. (2) QM indicates environmental screening See text for details

\section*{ENVIRONMENTAL SCREENING}

\section*{/QM Screening}

Burr-Brown / QM models are environmentally-screened versions of our standard industrial products, despged to provide enhanced reliability. The screening, tabulated below, is performed to selected methods of MII -SII)883. Reference to these methods provides a convenient method of communicating the screening levels and basic procedures employed; it does not imply contormance to any other military standards or to any methods of MII -STD-883 other than those specified below. Burr-Brown` detaled procedures may vary slightly, model-to-model. from those in MIL-STD-883.

\section*{Screening Flow For /QM Models}
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Screen } & \begin{tabular}{c} 
MIL-STD-883 \\
Method
\end{tabular} & Condition & Comments \\
\hline Internal Visual & 2010 & B & \\
\hline \begin{tabular}{l} 
High Temperature \\
Storage \\
(Stabilizatıon Bake)
\end{tabular} & 1008 & C & \(+150^{\circ} \mathrm{C}, 24 \mathrm{hrs}\) \\
\hline \begin{tabular}{l} 
Temperature \\
Cycling
\end{tabular} & 1010 & C & \begin{tabular}{l}
-65 to \(+150^{\circ} \mathrm{C}\), \\
10 cycles
\end{tabular} \\
\hline Burn-ın & 1015 & B & \(+125^{\circ} \mathrm{C}, 160 \mathrm{hrs}\) \\
\hline \begin{tabular}{l} 
Constant \\
Acceleratıon
\end{tabular} & 2001 & E & \(30,000 \mathrm{Gs}\) \\
\hline \begin{tabular}{l} 
Hermetıcity \\
Fine Leak \\
Gross Leak
\end{tabular} & 1014 & A1 or A2 & \begin{tabular}{l}
\(5 \times 10^{8}\) atm \(\mathrm{cc} / \mathrm{sec}\) \\
\(60 \mathrm{psig}, 2 \mathrm{hrs}\)
\end{tabular} \\
\hline External Visual & 2009 & C & \\
\hline
\end{tabular}

\section*{DISCUSSION OF SPECIFICATIONS}

\section*{DIGITAL INPUT CODES}

The DAC85H Series accepts complementary binary digital input codes. The CBI model may be connected by the user for any one of three complementary codes: CSB, COB, or CTC (see Table I).

TABLE I. Digital Input Codes.
\begin{tabular}{|c|c|c|c|}
\hline Digital Input & \multicolumn{3}{|c|}{ Analog Output } \\
\hline & \begin{tabular}{c} 
CSB \\
Complementary \\
Straight
\end{tabular} & \begin{tabular}{c} 
COB \\
Complemen. \\
Offset
\end{tabular} & \begin{tabular}{c} 
CTC* \\
Complemen. \\
Two's \\
MSB
\end{tabular} \\
\(\vdots\) & LSB & Binary & Binary
\end{tabular}

\section*{ACCURACY}

Linearity of a \(\mathrm{D} / \mathrm{A}\) converter is the true measure of its performance. The linearity error of the DAC85H Series is specified over its entire temperature range. This means that the analog output will not vary by more than \(\pm 1 / 2 \mathrm{LSB}\), maximum, from an ideal straight line drawn
between the end points (inputs all " 1 "s and all " 0 "s) over the specified temperature range.
Differential linearity error of a \(D / A\) converter is the deviation from an ideal ILSB voltage change from one adjacent output state to the next. A differential linearity error specification of \(\pm 1 / 2\) LSB means that the output voltage step sizes can range from 1/2LSB to 3/2LSB when the input changes from one adjacent input state to the next.

Monotonicity over the specification temperature range is guaranteed in the DAC85H Series to insure that the analog output will increase or remain the same for increasing input digital codes.

\section*{DRIFT}

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per \({ }^{\circ} \mathrm{C}\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)\). Gain drift is established by: 1) testing the end point differences for each DAC85H Series model at minimum temperature, \(+25^{\circ} \mathrm{C}\) and maximum temperature; 2) calculating the gain error with respect to the \(+25^{\circ} \mathrm{C}\) value and; 3) dividing by the temperature change. This figure is expressed in \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and is given in the electrical specifications both with and without internal reference.
Offset drift is a measure of the actual change in output over the specification temperature range with all " 1 "s on the input. The offset is measured at \(+25^{\circ} \mathrm{C}\), minimum temperature and maximum temperature. The maximum change in Offset is referenced to the Offset at \(25^{\circ} \mathrm{C}\) and is divided by the temperature range. This drift is expressed in parts per million of full scale range per \({ }^{\circ} \mathrm{C}\) (ppm of FSR \(/{ }^{\circ} \mathrm{C}\) ).

\section*{SETTLING TIME}

Settling time for each DAC85H Series model is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 1).


FIGURE 1. Full Scale Range Settling Time vs Accuracy.

\section*{Voltage Output Models}

Three settling times are specified to \(\pm 0.01 \%\) of full scale range ( FSR ); two for maximum full scale range changes of \(20 \mathrm{~V}, 10 \mathrm{~V}\) and one for a 1LSB change. The 1LSB change is measured at the major carry ( \(0111 . .11\) to \(1000 \ldots 00\) ), the point at which the worst case settling time occurs.

\section*{Current Output Models}

Two settling times are specified to \(\pm 0.01 \%\) of FSR. Each is given for current models connected with two different resistive loads: \(10 \Omega\) to \(100 \Omega\) and \(1000 \Omega\) to \(1875 \Omega\). Internal resistors are provided for connecting nominal load resistances of approximately \(1000 \Omega\) to \(1800 \Omega\) for output voltage range of \(\pm I V\) and 0 to \(-2 V\). See Figure 11 .

\section*{COMPLIANCE}

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of all current output models is \(\pm 2.5 \mathrm{~V}\). Maximum safe voltage swing permitted without damage to the DAC85H Series is \(\pm 5 \mathrm{~V}\).

\section*{POWER SUPPLY SENSITIVITY}

Power supply sensitivity is a measure of the effect of a power supply change on the \(D / A\) converter output. It is defined as a percent of FSR per percent of change in either the positive or negative supplies about the nominal power supply voltages (see Figure 2).


FIGURE 2. Power Supply Rejection vs Power Supply Ripple.

\section*{REFERENCE SUPPLY}

All DAC85H Series models are supplied with an internal 6.3 V reference voltage supply. This voltage ( pin 24 ) has a tolerance of \(\pm 1 \%\) and must be connected to the Reference Input (pin 16) for specified operation. This reference may be used externally also, but external current drain is limited to 2.5 mA .

If a varying load is to be driven, an external buffer amplifier is recommended to drive the load in order to isolate bipolar offset from load variations. Gain and bipolar offset adjustments should be made under constant load conditions.

\section*{LOGIC INPUT COMPATIBILITY}

DAC85H Series digital inputs are TTL, LSTTL and \(4000 \mathrm{~B}, 54 / 74 \mathrm{HC}\) CMOS compatible. The input switching threshold remains at the TTL threshold over the entire supply range.
Logic " 0 " input current over temperature is low enough to permit driving DAC85H Series directly from outputs of 4000 B and \(54 / 74 \mathrm{C}\) CMOS devices.

\section*{OPERATING INSTRUCTIONS}

\section*{POWER SUPPLY CONNECTIONS}

Connect power supply voltages as shown in Figure 3. For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown. These capacitors ( \(1 \mu \mathrm{~F}\) tantalum) should be located close to the DAC85H Series.

\section*{\(\pm 12 \mathrm{~V}\) OPERATION}

All DAC85H Series models can operate over the entire power supply range of \(\pm 11.4 \mathrm{~V}\) to \(\pm 16.5 \mathrm{~V}\). Even with supply levels dropping to \(\pm 11.4 \mathrm{~V}\), the DAC can swing a full \(\pm 10 \mathrm{~V}\) range, provided the load current is limited to \(\pm 2.5 \mathrm{~mA}\). With power supplies greater than \(\pm 12 \mathrm{~V}\), the DAC output can be loaded up to \(\pm 5 \mathrm{~mA}\). For output swing of \(\pm 5 \mathrm{~V}\) or less, the output current is \(\pm 5 \mathrm{~mA}, \mathrm{~min}\). over the entire \(V_{\text {CC }}\) range.

\section*{EXTERNAL OFFSET AND GAIN ADJUSTMENT}

Offset and gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 3 and adjust as described below. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(3.9 \mathrm{M} \Omega\) and \(10 \mathrm{M} \Omega\) resistors ( \(20 \%\) carbon or better) should be located close to the DAC to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 4, may be substituted.

Existing applications that are converting to the monolithic DAC85H Series must change the gain trim resistor on pin 23 from \(18 \mathrm{M} \Omega\) to \(10 \mathrm{M} \Omega\) to insure sufficient adjustment range. Pin 23 is a high impedance point and a \(0.001 \mu \mathrm{~F}\) to \(0.01 \mu \mathrm{~F}\) ceramic capacitor should be connected from this pin to Common (pin 21) to prevent noise pickup. Refer to Figure 5 for relationship of Offset and Gain adjustments to unipolar and bipolar \(\mathrm{D} / \mathrm{A}\) operation.

\section*{Offset Adjustment}

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the Offset potentiometer for zero output.


FIGURE 3. Power Supply and External Adjustment Connection Diagrams.


FIGURE 4. Equivalent Resistances.


FIGURE 5. Relationship of Offset and Gain Adjustments for a Unipolar and Bipolar D/A Converter.

For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output. Example: If the Full Scale Range is connected for 20 V , the maximum negative output voltage is -10 V . See Table II for corresponding codes.

\section*{Gain Adjustment}

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output. Adjust the Gain potentiometer for this positive full scale output. See Table II for positive full scale voltages and currents.

TABLE II. Digital Input/Analog Output.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{3}{*}{} & \multicolumn{4}{|c|}{ ANALOG OUTPUT } \\
\cline { 2 - 5 } DIGITAL INPUT & \multicolumn{2}{|c|}{ VOLTAGE* } & \multicolumn{2}{c|}{ CURRENT } \\
\hline MSB LSB & 0 to +10 V & \(\pm 10 \mathrm{~V}\) & 0 to -2 mA & \(\pm 1 \mathrm{~mA}\) \\
\cline { 2 - 6 } & +99976 V & +99951 V & -19995 mA & -09995 mA \\
00000000000 & 0111111111 & +50000 V & 0000 V & -10000 mA \\
10000000000 & +49976 V & -00049 V & -09995 mA & +00005 mA \\
11111111111 & 0000 V & -100000 V & 00000 mA & +1000 mA \\
One LSB & 244 mV & 488 mV & \(0488 \mu \mathrm{~A}\) & \(0.488 \mu \mathrm{~A}\) \\
\hline
\end{tabular}
*To obtain values for other binary ranges
0 to +5 V range divide 0 to +10 V range values by 2
\(\pm 5 \mathrm{~V}\) range: divide \(\pm 10 \mathrm{~V}\) range values by 2
\(\pm 25 \mathrm{~V}\) range divide \(\pm 10 \mathrm{~V}\) range values by 4

\section*{VOLTAGE OUTPUT MODELS}

\section*{Output Range Connections}

Internal scaling resistors provided in the DAC85H Series may be connected to produce bipolar output voltage ranges of \(\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}\) or \(\pm 2.5 \mathrm{~V}\) or unipolar output voltage ranges of 0 to +5 V or 0 to +10 V . See Figure 6 .


FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

Gain and offset drift are minimized because of the thermal tracking of the scaling resistors with other internal device components. Connections for various output voltage ranges are shown in Table III. Settling time for a full-scale range change is specified as \(4 \mu \mathrm{~s}\) for the 20 V range and \(3 \mu\) for the 10 V range.

TABLE III. Output Voltage Range Connections for Voltage Models.
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Output \\
Range
\end{tabular} & \begin{tabular}{c} 
Digital \\
Input Codes
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 15 to
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 17 to
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 19 to
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 16 to
\end{tabular} \\
\hline\(\pm 10\) & COB or CTC & 19 & 20 & 15 & 24 \\
\(\pm 5\) & COB or CTC & 18 & 20 & NC & 24 \\
\(\pm 25 \mathrm{~V}\) & COB or CTC & 18 & 20 & 20 & 24 \\
0 to +10 V & CSB & 18 & 21 & NC & 24 \\
0 to +5 V & CSB & 18 & 21 & 20 & 24 \\
\hline
\end{tabular}

\section*{CURRENT OUTPUT MODELS}

The resistive scaling network and equivalent output circuit of the current model differ from the voltage model and are shown in Figures 7 and 8.


FIGURE 7. Internal Scaling Resistors.


FIGURE 8. Current Output Model Equivalent Output Circuit.

Internal scaling resistors (Figure 7) are provided to scale an external op amp or to configure load resistors for a voltage output. These connections are described in the following sections.
If the internal resistors are not used for voltage scaling, external \(\mathrm{R}_{\mathrm{L}}\) (or \(\mathrm{R}_{\mathrm{F}}\) ) resistors should have a TCR of \(\pm 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less to minimize drift. This will typically add \(\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) plus the TCR of \(\mathrm{R}_{\mathrm{L}}\) (or \(\mathrm{R}_{\mathrm{F}}\) ) to the total drift.

\section*{Driving An External Op Amp}

The current output model DAC85H will drive the summing junction of an op amp used as a current-to-voltage converter to produce an output voltage. See Figure 9.


FIGURE 9. External Op Amp-Using Internal Feedback Resistors.
\[
\mathrm{V}_{\text {OUI }}=\mathrm{I}_{\text {OUT }} \times \mathrm{R}_{\mathrm{F}}
\]
where \(I_{\text {Iout }}\) is the DAC85H output current and \(\mathrm{R}_{\mathrm{F}}\) is the feedback resistor. Using the internal feedback resistors of the current output model DAC85H provides output voltage ranges the same as the voltage model DAC85H. To obtain the desired output voltage range when connecting an external op amp, refer to Table IV.

TABLE IV. Voltage Range of Current Output
\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{c} 
Output \\
Range
\end{tabular} & \begin{tabular}{c} 
Digital \\
Input Codes
\end{tabular} & \begin{tabular}{c} 
Connect \\
A
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 17 to
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 19 to
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 16 to
\end{tabular} \\
\hline\(\pm 10 \mathrm{~V}\) & COB or CTC & 19 & 15 & A & 24 \\
\(\pm 5 \mathrm{~V}\) & COB or CTC & 18 & 15 & NC & 24 \\
\(\pm 25 \mathrm{~V}\) & COB or CTC & 18 & 15 & 15 & 24 \\
0 to +10 V & CSB & 18 & 21 & NC & 24 \\
0 to +5 V & CSB & 18 & 21 & 15 & 24 \\
\hline
\end{tabular}

\section*{Output Larger Than 20V Range}

For output voltage ranges larger than \(\pm 10 \mathrm{~V}\), a high voltage op amp may be employed with an external feedback resistor. Use Iout values of \(\pm \operatorname{lmA}\) for bipolar voltage ranges and -2 mA for unipolar voltage ranges. See Figure 10. Use protection diodes when a high voltage op amp is used.
The feedback resistor, \(\mathrm{R}_{\mathrm{F}}\), should have a temperature coefficient as low as possible. Using an external feedback resistor, overall drift of the circuit increases due to the lack of temperature tracking between \(\mathrm{R}_{\mathrm{F}}\) and the internal scaling resistor network. This will typically add \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) plus \(R_{F}\) drift to total drift.


FIGURE 10. External Op Amp-Using External Feedback Resistors.

\section*{Driving a Resistive Load Unipolar}

A load resistance, \(R_{L}=R_{L I}+R_{L S}\), connected as shown in Figure 11 will generate a voltage range, Vour, determined by:
\[
V_{\text {OUT }}=-2 \mathrm{~mA}\left[\left(\mathrm{R}_{\mathrm{L}} \times \mathrm{R}_{\mathrm{o}}\right) \div\left(\mathrm{R}_{\mathrm{L}}+\mathrm{R}_{\mathrm{o}}\right)\right]
\]

The unipolar output impedance \(\mathrm{R}_{\mathrm{o}}\) equals \(6.6 \mathrm{k} \Omega\) (typ) and \(R_{L I}\) is the internal load resistance of \(968 \Omega\) (derived by connecting pin 15 to pin 20 and pin 18 to 19). By choosing \(\mathrm{R}_{\mathrm{LS}}=210 \Omega, \mathrm{R}_{\mathrm{L}}=1178 \Omega\). \(\mathrm{R}_{\mathrm{L}}\) in parallel with \(\mathrm{R}_{0}\) yields \(1 \mathrm{k} \Omega\) total load. This gives an output range of 0 to -2 V . Since \(\mathrm{R}_{\mathrm{o}}\) is not exact, initial trimming per Figure 3 may be necessary; also \(R_{\text {LS }}\) may be trimmed.

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the DAC85BH and DAC87BH. Burn-in duration is 160 hours at \(+125^{\circ} \mathrm{C}\) ambient temperature (or equivalent combination of time and temperature).

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "BI" to the base model number.

\section*{Driving a Resistive Load Bipolar}

The equivalent output circuit for a bipolar output voltage range is similar to Figure 11, \(\mathrm{R}_{\mathrm{L}}=\mathrm{R}_{\mathrm{LI}}+\mathrm{R}_{\mathrm{Ls}}\). Vout is determined by:
\[
V_{\text {OUT }}= \pm \operatorname{lmA}\left[\left(R_{O} \times R_{L}\right) \div\left(R_{O}+R_{L}\right)\right]
\]

By connecting pin 17 to 15 , the output current becomes bipolar \(( \pm \operatorname{lmA})\) and the output impedance \(R_{o}\) becomes \(3.2 \mathrm{k} \Omega(6.6 \mathrm{k} \Omega \| 6.3 \mathrm{k} \Omega)\). \(\mathrm{R}_{\mathrm{LI}}\) is \(1200 \Omega\) (derived by connecting pin 15 to 18 and pin 18 to 19). By choosing \(\mathrm{R}_{\mathrm{LS}}=\) \(255 \Omega\) (for a bipolar output connect \(R_{L S}\) between pin 20 and pin 21 ), \(\mathrm{R}_{\mathrm{L}}=1455 \Omega\). \(\mathrm{R}_{\mathrm{L}}\) in parallel with \(\mathrm{R}_{\mathrm{o}}\) yields \(1 \mathrm{k} \Omega\) total load. This gives an output range of \(\pm 1 \mathrm{~V}\). As indicated above, trimming may be necessary.


FIGURE 11. Current Output Model Equivalent Circuit Connected for Unipolar Voltage Output with Resistive Load.


DAC700/702 DAC701/703

\author{
MILITARY \\ VERSION \\ AVAILABLE
}

\section*{Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTERS}

\section*{FEATURES}
- MONOLITHIC CONSTRUCTION
- Vout AND Iout MODELS

\section*{- HIGH ACCURACY:}

Linearity Error \(\pm 0.0015 \%\) of FSR max
Differential Linearity Error \(\pm 0.003 \%\) of FSR max

\section*{DESCRIPTION}

This is another industry first from Burr-Brown-a complete 16-bit digital-to-analog converter that includes a precison buried-zener voltage reference and a low-noise, fast-settling output operational amplifier (voltage output models), all on one small monolithic chip. A combination of current-switch design techniques accomplishes not only 15 -bit monotonicity over the entire specified temperature range but also a maximum end-point linearity error of \(\pm 0.0015 \%\) of full-scale range. Total full-scale gain drift is limited to \(\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) maximum ( LH and CH grades).
- MONOTONIC (at 15 bits) OVER FULL SPECIFICATION TEMPERATURE RANGE
- PIN-COMPATIBLE WITH DAC70, DAC71, DAC72
- LOW COST
- DUAL-IN-LINE PLASTIC AND HERMETIC CERAMIC
- /QM ENVIRONMENTAL SCREENING AVAILABLE
- BURN-IN PROGRAM AVAILABLE (-BI)

Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C- and 54/74HC-compatible over the entire temperature range. Outputs of 0 to \(+10 \mathrm{~V}, \pm 10 \mathrm{~V}, 0\) to -2 mA , and \(\pm 1 \mathrm{~mA}\) are available. These \(\mathrm{D} / \mathrm{A}\) converters are packaged in hermetic 24pin ceramic side-brazed or molded plastic. The DIPpackaged parts are pin-compatible with the voltage and current output DAC71 and DAC72 model families. The DAC700 and DAC702 are also pincompatible with the DAC70 model family. In addition, the DAC703 is offered in a 24 -pin SOIC package for surface mount applications.

SPECIFICATIONS

\section*{ELECTRICAL}

At \(T_{A}=+25^{\circ} \mathrm{C}\) and rated power supplies unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline MODEL & \multicolumn{3}{|c|}{DAC702/703J} & \multicolumn{3}{|l|}{DAC700/701/702/703K} & \multicolumn{3}{|l|}{DAC700/701/702/703B, S} & \multicolumn{3}{|l|}{DAC700/701/702/703L, C} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{14}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
DIGITAL INPUT \\
Resolution Digital Inputs \({ }^{(1)}\) \(\mathrm{V}_{\mathrm{IH}}\) VIL \(l_{\text {IH }}, V_{1}=+27 \mathrm{~V}\) \(\mathrm{I}_{\mathrm{LL}}, \mathrm{V}_{\mathrm{I}}=+04 \mathrm{~V}\)
\end{tabular} & \[
\begin{aligned}
& +2.4 \\
& -10
\end{aligned}
\] & -035 & \[
\begin{array}{r}
16 \\
+V_{c c} \\
+0.8 \\
+40 \\
-05
\end{array}
\] & * & * & * & * & * & * & * & * & * & \[
\begin{gathered}
\text { Bits } \\
\\
V \\
V \\
\mu A \\
\mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{14}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \({ }^{(2)}\) \\
Linearity Error \({ }^{(4)}\) \\
Differential Linearity \\
Error \({ }^{(4)}\) \\
Differential Linearity Error at Bipolar Zero (DAC702/703) \({ }^{(4)}\) \\
Gain Error \({ }^{(5)}\) \\
Zero Error \({ }^{(5)(6)}\) \\
Monotonicity Over Spec Temp Range
\end{tabular} & 13 & \[
\begin{gathered}
\pm 0.0015 \\
\pm 0.003 \\
\\
\pm 007 \\
\pm 005
\end{gathered}
\] & \[
\begin{gathered}
\pm 0.006 \\
\pm 0.012 \\
\\
\pm 0.30 \\
\pm 0.10
\end{gathered}
\] & 14 & \[
\pm 0003
\] & \[
\begin{gathered}
\pm 0003 \\
\pm 0006 \\
\pm 0006 \\
\pm 0.15
\end{gathered}
\] & * & \[
\begin{gathered}
\pm 00015 \\
\pm 005
\end{gathered}
\] & \[
\begin{gathered}
\pm 0003 \\
\pm 010
\end{gathered}
\] & 15 & \[
\begin{array}{|l|} 
\pm 000075 \\
\pm 0.0015
\end{array}
\] & \[
\begin{aligned}
& \pm 00015 \\
& \pm 0003
\end{aligned}
\] & \begin{tabular}{l}
\(\%\) of FSR \({ }^{(3)}\) \\
\% of FSR \\
\% of FSR \% \\
\(\%\) of FSR \\
Bits
\end{tabular} \\
\hline \begin{tabular}{l}
DRIFT (over specification temperature range) \\
Total Error Over Temperature Range (all models) \({ }^{(7)}\) \\
Total Full Scale Drift DAC700/701 DAC702/703 \\
Gain Drift (all models) Zero Drift DAC700/701 DAC702/703 \\
Differential Linearity Over Temp \({ }^{(4)}\) \\
Linearity Error Over Temp \({ }^{(4)}\)
\end{tabular} & & \[
\begin{gathered}
\pm 008 \\
\pm 10 \\
\pm 10 \\
\pm 10 \\
\pm 5
\end{gathered}
\] & \[
\begin{gathered}
\pm 30 \\
\pm 15 \\
\pm 0012 \\
\pm 0012
\end{gathered}
\] & & \[
\pm 25
\] & \[
\begin{gathered}
\pm 015 \\
\pm 30 \\
\pm 25 \\
\pm 25 \\
\\
\pm 5 \\
\pm 12 \\
+0009 \\
-0006 \\
\pm 0006
\end{gathered}
\] & & \[
\begin{gathered}
\pm 0005 \\
\pm 85 \\
\pm 7 \\
\pm 7 \\
\pm 15 \\
\pm 4
\end{gathered}
\] & \[
\begin{gathered}
\pm 010 \\
\pm 18 \\
\pm 15 \\
\pm 15 \\
\\
\pm 3 \\
\pm 10
\end{gathered}
\] & & \(\pm 6\)
\(*\)
\(\pm 5\)
\(*\)
\(\pm\)
\(\pm 25\) & \begin{tabular}{l}
\(\pm 13\) \\
\(\pm 10\) \\
\(\pm 5\) \\
+0 006, \\
\(-0003\) \\
\(\pm 0003\)
\end{tabular} & \begin{tabular}{l}
\(\%\) of FSR \\
ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) ppm of FSR/ \({ }^{\circ} \mathrm{C}\) * ppm \(/{ }^{\circ} \mathrm{C}\) \\
ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) \\
\(\%\) of FSR \\
\% of FSR
\end{tabular} \\
\hline SETTLING TIME (to \(\pm 0003 \%\) of FSR) \({ }^{(8)}\) DAC701/703 (Vout models) Full Scale Step, \(2 k \Omega\) load 1LSB Step at Worst-Case Code \({ }^{(9)}\) Slew Rate DAC700/702 (lout models) Full Scale Step (2mA), 10 to \(100 \Omega\) load \(1 \mathrm{k} \Omega\) load & & \begin{tabular}{l}
4 \\
25 \\
10 \\
350 \\
1
\end{tabular} & & &  & 8
\[
\begin{gathered}
1000 \\
3
\end{gathered}
\] & &  &  & &  & * & \begin{tabular}{l}
\(\mu \mathrm{sec}\) \\
\(\mu \mathrm{sec}\) \(\mathrm{V} / \mu \mathrm{sec}\) \\
nsec \(\mu \mathrm{sec}\)
\end{tabular} \\
\hline \multicolumn{14}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
VOLTAGE OUTPUT MODELS \\
DAC701 (CSB Code) \\
DAC703 (COB Code) \\
Output Current \\
Output Impedance \\
Short Circuit to Common Duration \\
CURRENT OUTPUT MODELS \\
DAC700 (CSB Code) \({ }^{(10)}\) Output Impedance \({ }^{(10)}\) DAC702 (COB Code) \({ }^{(10)}\) Output Impedance \({ }^{(10)}\) Compliance Voltage
\end{tabular} & \(\pm 5\) & \[
\begin{array}{|c|} 
\pm 10 \\
015 \\
\text { Indefinite } \\
\\
\\
\\
\pm 1 \\
245 \\
\pm 25 \\
\hline
\end{array}
\] & & * & \[
\begin{gathered}
0 \text { to }+10 \\
* \\
* \\
* \\
\\
0 \text { to }-2 \\
4 \\
*
\end{gathered}
\] & & * &  & & * &  & & \begin{tabular}{l}
V \\
V \\
mA \\
\(\Omega\) \\
mA \\
\(\mathrm{k} \Omega\) \\
mA \\
\(\mathrm{k} \Omega\) \\
V
\end{tabular} \\
\hline
\end{tabular}

ELECTRICAL (CONT)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline MODEL & \multicolumn{3}{|c|}{DAC702/703J} & \multicolumn{3}{|l|}{DAC700/701/702/703K} & \multicolumn{3}{|l|}{DAC700/701/702/703B, S} & \multicolumn{3}{|l|}{DAC700/701/702/703L, C} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
REFERENCE VOLTAGE \\
Voltage \\
Source Current Available for External Loads Temperature Coefficient Short Circuit to Common Duration
\end{tabular} & & \begin{tabular}{l}
\[
\begin{aligned}
& +6.3 \\
& +2.5 \\
& \pm 10
\end{aligned}
\] \\
Indefinite
\end{tabular} & & \[
\begin{aligned}
& +6.0 \\
& +1.5
\end{aligned}
\] & \[
+6.3
\] & \[
+6.6
\]
\[
\pm 25
\] & \[
+6.24
\] & \[
+6.3
\] & \[
+6.36
\]
\[
\pm 15
\] &  &  &  & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \multicolumn{14}{|l|}{POWER SUPPLY REQUIREMENTS} \\
\hline \begin{tabular}{l}
Voltage: \(+V_{c c}\)
\[
-V_{c c}
\]
\[
V_{D D}
\] \\
Current (no load): \\
DAC700/702 \\
(lout models) \\
\(+V_{c c}\) \\
\(-V_{c c}\) \\
\(V_{D D}\) \\
DAC701/703 \\
(Vout models)
\[
+V_{c c}
\] \\
\(-V_{c c}\) \\
Vod \\
Power Dissipation
\[
\begin{gathered}
\left(\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}\right)^{(11)} \\
\mathrm{DAC} 700 / 702 \\
\mathrm{DAC} 701 / 703
\end{gathered}
\] \\
Power Supply Rejection:
\[
+V_{c c}
\]
\[
-V_{c c}
\]
\[
V_{D D}
\]
\end{tabular} & \[
\begin{array}{r}
13.5 \\
13.5 \\
+4.5
\end{array}
\] & \[
\begin{gathered}
15 \\
15 \\
+5 \\
\\
\\
\\
+10 \\
-13 \\
+4 \\
\\
\\
+16 \\
-18 \\
+4 \\
\\
\\
365 \\
530 \\
\\
\pm 0.0015 \\
\pm 0.0015 \\
\pm 0.0001
\end{gathered}
\] & \[
\begin{array}{r}
165 \\
165 \\
+16.5
\end{array}
\]
\[
\begin{aligned}
& \pm 0.006 \\
& \pm 0.006 \\
& \pm 0.001
\end{aligned}
\] & * & * \({ }_{*}{ }^{*}\) & \[
\begin{aligned}
& +25 \\
& -25 \\
& +8 \\
& \\
& +30 \\
& -30 \\
& +8
\end{aligned}
\] & * & ** \({ }^{*}\) & \[
\begin{gathered}
630 \\
780 \\
\\
\pm 0.003 \\
\pm 0003
\end{gathered}
\] & * & \(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\) & \(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\) & \(V\)
\(V\)

mA
mA
mA
mA
mA
mA
mW
mW
\% of \(\mathrm{FSR} / \mathrm{FV}_{c \mathrm{cc}}\) \\
\hline
\end{tabular}

TEMPERATURE RANGE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Specification. \\
B, C grades \\
S grades \\
J, K, L grades \\
Storage. Ceramic Plastıc, SOIC
\end{tabular} & \[
\begin{gathered}
0 \\
-60
\end{gathered}
\] & \[
\begin{aligned}
& +70 \\
& +100
\end{aligned}
\] & -60 & \(*\)
+150
\(*\) & \[
\begin{aligned}
& -25 \\
& -55
\end{aligned}
\] & \[
\begin{gathered}
+85 \\
+125
\end{gathered}
\] & * & +70
\(*\) & \({ }^{\circ} \mathrm{C}\)
\({ }^{\circ} \mathrm{C}\)
\({ }^{\circ} \mathrm{C}\)
\(0^{\circ} \mathrm{C}\)
\({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
*Specification same as model to the left.
NOTES (1) Digital inputs are TTL, LSTTL, \(54 / 74 \mathrm{C}, 54 / 74 \mathrm{HC}\), and \(54 / 74 \mathrm{HTC}\) compatible over the operating voltage range of \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) to +15 V and over the specified temperature range The input switching threshold remains at the TTL threshold of 14 V over the supply range of \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) to +15 V As logic " 0 " and logic " 1 " inputs vary over 0 V to +08 V and +2.4 V to +10 V respectively, the change in the D/A converter output voltage will not exceed \(\pm 00015 \%\) of FSR for the LH and CH grades, \(\pm 0.003 \%\) of FSR for the BH grade and \(\pm 0006 \%\) of FSR for the KG grade \(\quad\) (2) DAC700 and DAC702 (current-output models) are specified and tested with an external output operational amplifier connected using the internal feedback resistor in all parameters except settling time (3) FSR means full-scale range and is 20 V for the \(\pm 10 \mathrm{~V}\) range (DAC703), 10 V for the 0 to +10 V range (DAC701). FSR is 2 mA for the \(\pm 1 \mathrm{~mA}\) range (DAC700) and the 0 to +2 mA range (DAC702) (4) \(\pm 00015 \%\) of full-scale range is equivalent to 1LSB in 15-bit resolution \(\pm 0003 \%\) of full-scale range is equivalent to 1 LSB in 14-bit resolution \(\pm 0006 \%\) of full-scale range is equivalent to 1LSB in 13-bit resolution (5) Adjustable to zero with external trim potentiometer Adjusting the gain potentiometer rotates the transfer function around the zero point (6) Error at input code FFFFH for DAC700 and DAC701, 7FFFH for DAC702 and DAC703 (7) With gain and zero errors adjusted to zero at \(+25^{\circ} \mathrm{C}\) (8) Maximum represents the \(3 \sigma\) limit Not \(100 \%\) tested for this parameter (9) At the major carry, \(7 \mathrm{FFF}_{\mathrm{H}}\) to \(8000_{\mathrm{H}}\) and \(8000_{\mathrm{H}}\) to \(7 \mathrm{FFF}_{\mathrm{H}} \quad\) (10) Tolerance on output impedance and output current is \(\pm 30 \%\) (11) Power dissipation is an additional 40 mW when \(\mathrm{V}_{\text {DD }}\) is operated at +15 V

MECHANICAL

\section*{H Package}

\begin{tabular}{|c|r|r|r|r|}
\hline \multirow{2}{*}{} & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } DIM & MIN & MAX & MIN & MAX \\
\hline A & 1185 & 1215 & 3010 & 3086 \\
\hline B & 600 & 620 & 1524 & 1575 \\
\hline C & 125 & 171 & 318 & 434 \\
\hline D & 015 & 021 & 038 & 053 \\
\hline F & 035 & 060 & 089 & 152 \\
\hline G & \multicolumn{2}{|c|}{100 BASIC } & \multicolumn{2}{|c|}{254 BASIC } \\
\hline H & \multicolumn{2}{|c|}{030} & 070 & 076 \\
\hline J & 008 & 012 & \multicolumn{2}{|c|}{020} \\
\hline K & 120 & 240 & \multicolumn{2}{|c|}{305} \\
\hline L & \multicolumn{2}{|c|}{600 BASIC } & 610 \\
\hline M & -- & \(10^{\circ}\) & \multicolumn{2}{|c|}{-} \\
\hline N & \multicolumn{2}{|c|}{025} & 060 & \(10^{\circ}\) \\
\hline
\end{tabular}

NOTE Leads in true position within 010" ( 25 mm ) R at MMC at seating plane

U Package (DAC703 Only)


Pin 1

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{} & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX \\
\hline A & 602 & 618 & 1529 & 1570 \\
\hline A \(_{1}\) & 595 & 618 & 1511 & 1570 \\
\hline B & 286 & 302 & 726 & 767 \\
\hline B \(_{1}\) & 270 & 285 & 6.86 & 724 \\
\hline C & 093 & 108 & 236 & 274 \\
\hline D & 015 & 019 & 038 & 048 \\
\hline G & 050 BASIC & 127 BASIC \\
\hline H & 026 & 034 & 066 & 086 \\
\hline J & 008 & 012 & 020 & 030 \\
\hline L & 390 & 422 & 991 & 1072 \\
\hline M & \(0^{\circ}\) & \(10^{\circ}\) & \(0^{\circ}\) & \(10^{\circ}\) \\
\hline N & 000 & 012 & 000 & 030 \\
\hline
\end{tabular}

NOTE Leads in true position within \(001^{\prime \prime}\) ( 0.25 mm ) R at MMC at seatıng plane

MECHANICAL


PIN ASSIGNMENTS
\begin{tabular}{|c|c|c|}
\hline \multirow[b]{2}{*}{Pin \#} & \multicolumn{2}{|r|}{\(H\) and P Packages} \\
\hline & DAC700/702 & DAC701/703 \\
\hline 1 & Bit 1 (MSB) & Bit 1 (MSB) \\
\hline 2 & Bit 2 & Bit 2 \\
\hline 3 & Bit 3 & Bit 3 \\
\hline 4 & Bit 4 & Bit 4 \\
\hline 5 & Bit 5 & Bit 5 \\
\hline 6 & Bit 6 & Bit 6 \\
\hline 7 & Bit 7 & Bit 7 \\
\hline 8 & Bit 8 & Bit 8 \\
\hline 9 & Bit 9 & Bit 9 \\
\hline 10 & Bit 10 & Bit 12 \\
\hline 11 & Bit 11 & Bit 11 \\
\hline 12 & Bit 12 & Bit 12 \\
\hline 13 & Bit 13 & Bit 13 \\
\hline 14 & Bit 14 & Bit 14 \\
\hline 15 & Bit 15 & Bit 15 \\
\hline 16 & Bit 16 (LSB) & Bit 16 (LSB) \\
\hline 17 & Rfeedeack & Vout \\
\hline 18 & Vod & Vod \\
\hline 19 & \(-V_{c c}\) & \(-V_{c c}\) \\
\hline 20 & Common & Common \\
\hline 21 & lout & Summing Junction (Zero Adjust) \\
\hline 22 & Gain Adjust & Gain Adjust \\
\hline 23 & \(+V_{c c}\) & \(+V_{\text {cc }}\) \\
\hline 24 & +6 3V Reference Output & +63V Reference Output \\
\hline
\end{tabular}

CONNECTION DIAGRAMS


\section*{ORDERING INFORMATION}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Model & Package & Output Configuration & Temperature Range & Linearity Error，max at \(25^{\circ} \mathrm{C}\)
\((\%\) of FSR） & \[
\begin{gathered}
\text { Gain } \\
\text { Drift } \\
\text { max, } \\
\text { (ppm } /{ }^{\circ} \mathrm{C} \text { ) }
\end{gathered}
\] \\
\hline DAC702JP，DAC703JP & Plastic DIP & \(\pm 1 \mathrm{~mA}, \pm 10 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0.006\) & \(\pm 30\) \\
\hline DAC702KP，DAC703KP & Plastic DIP & \(\pm 1 \mathrm{~mA}, \pm 10 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0.003\) & \(\pm 25\) \\
\hline DAC700KH，DAC701KH & Ceramic DIP & 0 to－1mA， 0 to +10 V & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(\pm 25\) \\
\hline DAC702KH，DAC703KH & Ceramic DIP & \(\pm 1 \mathrm{~mA}, \pm 10 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0.003\) & \(\pm 25\) \\
\hline DAC700BH，DAC701BH & Ceramic DIP & 0 to \(-1 \mathrm{~mA}, 0\) to +10 V & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.003\) & \(\pm 15\) \\
\hline DAC702BH，DAC703BH & Ceramic DIP & \(\pm 1 \mathrm{~mA}, \pm 10 \mathrm{~V}\) & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(\pm 15\) \\
\hline DAC700BH／QM，DAC701BH／QM & Ceramic DIP & 0 to \(-1 \mathrm{~mA}, 0\) to +10 V & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(\pm 15\) \\
\hline DAC702BH／QM，DAC703BH／QM & Ceramic DIP & \(\pm 1 \mathrm{~mA}, \pm 10 \mathrm{~V}\) & ／QM screening & \(\pm 0003\) & \(\pm 15\) \\
\hline DAC700LH，DAC701LH & Ceramic DIP & 0 to \(-2 \mathrm{~mA}, 0\) to +10 V & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 00015\) & \(\pm 10\) \\
\hline DAC700CH，DAC701CH & Ceramic DIP & 0 to \(-2 \mathrm{~mA}, 0\) to +10 V & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0.0015\) & \(\pm 10\) \\
\hline DAC700SH，DAC701SH & Ceramic DIP & 0 to \(-1 \mathrm{~mA}, 0\) to +10 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 0.003\) & \(\pm 15\) \\
\hline DAC702LH，DAC703LH & Ceramic DIP & \(\pm 1 \mathrm{~mA}, \pm 10 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 00015\) & \(\pm 10\) \\
\hline DAC702CH，DAC703CH & Ceramic DIP & \(\pm 1 \mathrm{~mA}, \pm 10 \mathrm{~V}\) & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 00015\) & \(\pm 10\) \\
\hline DAC702SH，DAC703SH & Ceramic DIP & \(\pm 1 \mathrm{~mA}, \pm 10 \mathrm{~V}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(\pm 15\) \\
\hline DAC700SH／QM，DAC701SH／QM & Ceramic DIP & 0 to－1mA， 0 to +10 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(\pm 15\) \\
\hline DAC702SH／QM，DAC703SH／QM & Ceramic DIP & \(\pm 1 \mathrm{~mA}, \pm 10 \mathrm{~V}\) & ／QM screening & \(\pm 0003\) & \(\pm 15\) \\
\hline \multicolumn{6}{|l|}{BURN－IN SCREENING OPTION See text for detalls} \\
\hline Model & Package & Output Configuration & Temperature Range & \[
\begin{array}{|c|}
\text { Linearity } \\
\text { Error, max } \\
\text { at } 25^{\circ} \mathrm{C} \\
(\% \text { of FSR) }
\end{array}
\] & \begin{tabular}{l}
Burn－In \\
Temp．
\[
(160 h)^{(1)}
\]
\end{tabular} \\
\hline DAC702JP－BI & Plastıc DIP & \(\pm 1 \mathrm{~mA}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0006\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC703JP－BI & Plastıc DIP & \(\pm 10 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0006\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC702KP－BI & Plastic DIP & \(\pm 1 \mathrm{~mA}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC703KP－BI & Plastic DIP & \(\pm 10 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC703JU & Plastıc SOIC & \(\pm 10 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0006\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC703KU & Plastic SOIC & \(\pm 10 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC703JU－BI & Plastic SOIC & \(\pm 10 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0.006\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC703KU－BI & Plastic SOIC & \(\pm 10 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC700KH－BI & Ceramic DIP & 0 to－1mA & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC700LH－BI & Ceramic DIP & 0 to－2mA & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 00015\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC700BH－BI & Ceramic DIP & 0 to－1mA & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC700CH－BI & Ceramic DIP & 0 to－2mA & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 00015\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC700SH－BI & Ceramic DIP & 0 to -1 mA & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(125^{\circ} \mathrm{C}\) \\
\hline DAC701KH－BI & Ceramic DIP & ， 0 to +10 V & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC701LH－BI & Ceramic DIP & 0 to +10 V & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 00015\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC701BH－BI & Ceramic DIP & 0 to +10 V & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC701CH－BI & Ceramic DIP & 0 to +10 V & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0,0015\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC701SH－BI & Ceramic DIP & 0 to +10 V & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(125^{\circ} \mathrm{C}\) \\
\hline DAC702KH－BI & Ceramic DIP & \(\pm 1 \mathrm{~mA}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0.003\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC702LH－BI & Ceramic DIP & \(\pm 1 \mathrm{~mA}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 00015\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC702BH－BI & Ceramic DIP & \(\pm 1 \mathrm{~mA}\) & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC702CH－BI & Ceramic DIP & \(\pm 1 \mathrm{~mA}\) & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 00015\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC702SH－BI & Ceramic DIP & \(\pm 1 \mathrm{~mA}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(125^{\circ} \mathrm{C}\) \\
\hline DAC703KH－BI & Ceramic DIP & \(\pm 10 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC703LH－BI & Ceramic DIP & \(\pm 10 \mathrm{~V}\) & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 00015\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC703BH－BI & Ceramic DIP & \(\pm 10 \mathrm{~V}\) & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC703CH－BI & Ceramic DIP & \(\pm 10 \mathrm{~V}\) & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 00015\) & \(85^{\circ} \mathrm{C}\) \\
\hline DAC703SH－BI & Ceramic DIP & \(\pm 10 \mathrm{~V}\) & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 0003\) & \(125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \(+V_{c c}\) to Common & OV，＋18V \\
\hline － \(\mathrm{V}_{\mathrm{cc}}\) to Common & OV，-18 V \\
\hline \(V_{\text {Do }}\) to Common & OV，＋18V \\
\hline Digital Data Inputs to Common & －1V，＋18V \\
\hline Reference Out to Common．．．．．．．．．Indefin & Short to Common \\
\hline External Voltage Applied to RF（DAC700／702）． & \(\pm 18 \mathrm{~V}\) \\
\hline \begin{tabular}{l}
External Voltage Applied to D／A Output \\
（DAC701／703） \(\qquad\)
\end{tabular} & \[
-5 \mathrm{~V} \text { to }+5 \mathrm{~V}
\] \\
\hline
\end{tabular}

\footnotetext{
Vout（DAC701／703） Indefinite Short to Common Power Dissipation 1000 mW
Storage Temperature \(-60^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Lead Temperature（soldering，10s） \(300^{\circ} \mathrm{C}\)
＂Stresses above those listed under＂Absolute Maximum Ratıngs＂ may cause permanent damage to the device Exposure to absolutemaximum conditions for extended perıods may affect device reliability
}
\(-V_{c c}\) to Common ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．OV，-18 V
Digital Data Inputs to Common．．．．．．．．．．．．．．．．．．．．．．．．．－1V +18 V
Reference Out to Common．．．．．．．．．Indefinite Short to Common External Voltage Applied to D／A Output
（DAC701／703）

\section*{DISCUSSION OF SPECIFICATIONS}

\section*{digital input codes}

The DAC700/701/702/703 accept complementary digital input codes in either binary format (CSB, Unipolar or COB, Bipolar). The COB models DAC702/703 may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

TABLE I. Digital Input Codes.
\begin{tabular}{|c|c|c|c|}
\hline & \multicolumn{3}{|c|}{ Analog Output } \\
\cline { 2 - 4 } \begin{tabular}{c} 
Digital \\
Input \\
Codes
\end{tabular} & \begin{tabular}{c} 
DAC700/701 \\
Complementary \\
Straight Binary \\
(CSB)
\end{tabular} & \begin{tabular}{c} 
DAC702/703 \\
Complementary \\
Offset Binary \\
(COB)
\end{tabular} & \begin{tabular}{c} 
DAC702/703 \\
Complementary \\
Two's Complement \\
(CTC)*
\end{tabular} \\
\hline \(0000_{\mathrm{H}}\) & + Full Scale & + Full Scale & -1LSB \\
\(7 F F F_{\mathrm{H}}\) & \(+1 / 2\) Full Scale & Bipolar Zero & - Full Scale \\
\(8000_{\mathrm{H}}\) & \(+1 / 2\) Full Scale & -1LSB & + Full Scale \\
& -1LSB & & \\
FFFF \(_{\mathrm{H}}\) & Zero & - Full Scale & Bipolar Zero \\
\hline
\end{tabular}
*Invert the MSB of the COB code with an external inverter to obtain CTC code

\section*{ACCURACY}

\section*{Linearity}

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits \(\mathbf{O N}\) point and all bits OFF point).

\section*{Differential Linearity Error}

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal 1LSB change in the output from one adjacent output state to the next. A differential linearity error specification of \(\pm 1 / 2\) LSB means that the output step sizes can be between 1/2LSB and 3/2LSB when the input changes from one adjacent input state to the next. A negative DLE specification of no more than -1 LSB ( \(-0.006 \%\) for 14 -bit resolution) insures monotonicity.

\section*{Monotonicity}

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC700/701/702/703 are specified to be monotonic to 14 bits over the entire specification temperature range.

\section*{DRIFT}

\section*{Gain Drift}

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per degree centigrade ( \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ). Gain drift is established by: (1) testing the end point differences for each \(D / A\) at \(t_{\text {min }},+25^{\circ} \mathrm{C}\) and \(\mathrm{t}_{\text {max }}\); (2) calculating the gain error with respect to the \(+25^{\circ} \mathrm{C}\) value; and (3) dividing by the temperature change.

\section*{Zero Drift}

Zero drift is a measure of the change in the output with FFFF \(_{H}\) (DAC700 and DAC701) applied to the digital inputs over the specified temperature range. For the bipolar models, zero is measured at \(7 \mathrm{FFF}_{\mathrm{H}}\) (bipolar zero) applied to the digital inputs. This code corresponds to zero volts (DAC703) or zero milliamps (DAC702) at the analog output. The maximum change in offset at \(t_{\text {min }}\) or \(\mathrm{t}_{\text {max }}\) is referenced to the zero error at \(+25^{\circ} \mathrm{C}\) and is divided by the temperature change. This drift is expressed in parts per million of full scale range per degree centigrade (ppm of FSR/ \({ }^{\circ} \mathrm{C}\) ).

\section*{SETTLING TIME}

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.


FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.

\section*{Voltage Output}

Settling times are specified to \(\pm 0.003 \%\) of FSR ( \(\pm 1 / 2\) LSB for 14 bits) for two input conditions: a full-scale range change of 20 V (DAC703) or 10 V (DAC701) and a 1LSB change at the "major carry," the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next).

\section*{Current Output}

Settling times are specified to \(\pm 0.003 \%\) of FSR for a fullscale range change for two output load conditions: one for \(10 \Omega\) to \(100 \Omega\) and one for \(1000 \Omega\). It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

\section*{COMPLIANCE VOLTAGE}

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified accuracy.

\section*{POWER SUPPLY SENSITIVITY}

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the \(D / A\) converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply \(\left(+\mathrm{V}_{\mathrm{Cc}}\right)\), negative supply ( \(-\mathrm{V}_{\mathrm{Cc}}\) ) or logic supply ( \(\mathrm{V}_{\mathrm{DD}}\) ) about the nominal power supply voltages (see Figure 2).

It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.


FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

\section*{REFERENCE SUPPLY}

All models have an internal low-noise +6.3 V reference voltage derived from an on-chip buried zener diode. This reference voltage, available to the user, has a tolerance of \(\pm 5 \%\) ( KH models) and \(\pm 1 \%\) (BH models). A minimum of 1.5 mA is available for external loads. Since the output impedance of the reference output is typically \(1 \Omega\), the external load should remain constant.
If a varying load is to be driven by the reterence supply, an external buffer amplifier is recommended to drive the load in order to isolate the Bipolar Offset (connected internally to the reference) from load variations.

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the entire DAC700 through DAC703 family of products. Burn-in
duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).
\begin{tabular}{lcc} 
Model & Temp. Range & Burn-In Screening \\
DAC703KU-BI & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 160 hours at \(85^{\circ} \mathrm{C}\) \\
DAC700BH-BI & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 160 hours at \(85^{\circ} \mathrm{C}\) \\
DAC702SH-BI & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 160 hours at \(125^{\circ} \mathrm{C}\)
\end{tabular}

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

ENVIRONMENTAL SCREENING /QM Screening

Screening Flow For /QM Models
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Screen } & \begin{tabular}{c} 
MIL-STD-883 \\
Method
\end{tabular} & Condition & Comments \\
\hline Internal Visual & 2010 & B & \\
\hline \begin{tabular}{l} 
High Temperature \\
Storage \\
(Stabilization Bake)
\end{tabular} & 1008 & C & \(+150^{\circ} \mathrm{C}, 24 \mathrm{hrs}\) \\
\hline \begin{tabular}{l} 
Temperature \\
Cycling
\end{tabular} & 1010 & C & \begin{tabular}{l}
-65 to \(+150^{\circ} \mathrm{C}\), \\
10 cycles
\end{tabular} \\
\hline Burn-in & 1015 & B & \(+125^{\circ} \mathrm{C}, 160 \mathrm{hrs}\) \\
\hline \begin{tabular}{l} 
Constant \\
Acceleration
\end{tabular} & 2001 & E & \(30,000 \mathrm{Gs}\) \\
\hline \begin{tabular}{l} 
Hermeticity \\
Fine Leak \\
Gross Leak
\end{tabular} & 1014 & A1 or A2 & \begin{tabular}{l}
\(5 \times 10^{-8} \mathrm{~atm} \mathrm{cc} / \mathrm{sec}\) \\
\(60 \mathrm{psig}, 2 \mathrm{hrs}\)
\end{tabular} \\
\hline External Visual & 2009 & & \\
\hline
\end{tabular}

Burr-Brown / QM models are environmentally-screened versions of our standard industrial products, designed to provide enhanced reliability. The screening, tabulated below, is performed to selected methods of MIL-STD883. Reference to these methods provides a convenient method of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified below. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

\section*{OPERATING INSTRUCTIONS}

\section*{POWER SUPPLY CONNECTIONS}

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. \(1 \mu \mathrm{~F}\) tantalum capacitors should be located close to the D/A converter.

\section*{EXTERNAL ZERO AND GAIN ADJUSTMENT}

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust

\section*{6.1} as described below. TCR of the potentiometers should
be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(3.9 \mathrm{M} \Omega\) and \(270 \mathrm{k} \Omega\) resistors ( \(\pm 20 \%\) carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent " \(T\) " network, as shown in Figure 3, may be substituted in place of the \(3.9 \mathrm{M} \Omega\) part. A \(0.001 \mu \mathrm{~F}\) to \(0.01 \mu \mathrm{~F}\) ceramic capacitor should be connected from Gain Adjust to Common to prevent noise pickup. Refer to Figures 4 and 5 for the relationship of zero and gain adjustments to unipolar and bipolar \(\mathrm{D} / \mathrm{A}\) converters.


FIGURE 3. Equivalent Resistances.


FIGURE 4. Relationship of Zero and Gain Adjustments for Unipolar D/A Converters, DAC700 and DAC701.


FIGURE 5. Relationship of Zero and Gain Adjustments for Bipolar D/A converters, DAC702 and DAC703.

\section*{Zero Adjustment}

For unipolar (CSB) configurations, apply the digital input code that produces zero voltage or zero current output and adjust the zero potentiometer for zero output.
For bipolar (COB, CTC) configurations, apply the digital input code that produces zero output voltage or current. See Table II for corresponding codes and the Connection Diagram for zero adjustment circuit connections. Zero calibration should be made before gain calibration.

\section*{Gain Adjustment}

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagram for gain adjustment circuit connections.

\section*{INSTALLATION CONSIDERATIONS}

This D/A converter family is laser-trimmed to 14-bit linearity. The design of the device makes the 16 -bit resolution available. If 16-bit resolution is not required, bit 15 and bit 16 should be connected to \(V_{D D}\) through a single \(1 \mathrm{k} \Omega\) resistor.
Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16 -bit converter with a +10 V full-scale range, 1LSB is \(153 \mu \mathrm{~V}\). With a load current of 5 mA , series wiring and connector resistance of only \(30 \mathrm{~m} \Omega\) will cause the output to be in error by lLSB. To understand what this means in terms of a system layout, the resistance of \#23 wire is about \(0.021 \Omega / \mathrm{ft}\). Neglecting contact resistance, less than 18 inches of wire will produce a ILSB error in the analog output voltage!
In Figures 6, 7, and 8, lead and contact resistances are represented by \(R_{1}\) through \(R_{5}\). As long as the load resistance \(R_{L}\) is constant, \(R_{2}\) simply introduces a gain error and can be removed during initial calibration. \(R_{3}\) is part of \(R_{L}\), if the output voltage is sensed at Common, and therefore introduces no error. If \(\mathbf{R}_{\mathrm{L}}\) is variable, then \(\mathbf{R}_{2}\) should be less than \(R_{\text {Lmin }} / 2^{16}\) to reduce voltage drops due to wiring to less than 1LSB. For example, if \(R_{L \min }\) is \(5 \mathrm{k} \Omega\), then \(R_{2}\) should be less than \(0.08 \Omega\). \(R_{\mathrm{L}}\) should be located as close as possible to the \(\mathrm{D} / \mathrm{A}\) converter for optimum performance. The effect of \(R_{4}\) is negligible.
In many applications it is impractical to sense the output voltage at the output pin. Sensing the output voltage at the system ground point is permissible with the DAC700 family because the \(\mathrm{D} / \mathrm{A}\) converter is designed to have a constant return current of approximately 2 mA flowing from Common. The variation in this current is under \(20 \mu \mathrm{~A}\) (with changing input codes), therefore \(\mathrm{R}_{4}\) can be as large as \(3 \Omega\) without adversely affecting the linearity of the \(D / A\) converter. The voltage drop across \(R_{4}\left(R_{4} \times\right.\) 2 mA ) appears as a zero error and can be removed with

TABLE II. Digital Input and Analog Output Relationships.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{VOLTAGE OUTPUT MODELS} \\
\hline \multirow[b]{3}{*}{Digital Input Code} & \multicolumn{6}{|c|}{Analog Output} \\
\hline & \multicolumn{3}{|c|}{DAC701 Unipolar} & \multicolumn{3}{|c|}{DAC703 Bipolar} \\
\hline & 16-bit & 15-bit & 14-bit & 16-bit & 15-bit & 14-bit \\
\hline \begin{tabular}{lr} 
One LSB & \((\mu \mathrm{V})\) \\
\(000 \mathrm{O}_{\mathrm{H}}\) & \((\mathrm{V})\) \\
FFFF \(_{\mathrm{H}}\) & \((\mathrm{V})\) \\
\hline
\end{tabular} & \[
\begin{gathered}
153 \\
+999985 \\
0
\end{gathered}
\] & \[
\begin{gathered}
305 \\
+999969 \\
0 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
610 \\
+9.99939 \\
0 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
305 \\
+9.99960 \\
-10.0000 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
610 \\
+999939 \\
-10.0000
\end{gathered}
\] & \[
\begin{gathered}
1224 \\
+9.99878 \\
-100000
\end{gathered}
\] \\
\hline \multicolumn{7}{|c|}{CURRENT OUTPUT MODELS} \\
\hline \multirow[b]{3}{*}{Digital Input Code} & \multicolumn{6}{|c|}{Analog Output} \\
\hline & \multicolumn{3}{|c|}{DAC700 Unipolar} & \multicolumn{3}{|c|}{DAC702 Bıpolar} \\
\hline & 16-bit & 15-bit & 14-bit & 16-bit & 15-bit & 14-bit \\
\hline \begin{tabular}{lr} 
One LSB & \((\mu A)\) \\
\(0000_{H}\) & \((\mathrm{~mA})\) \\
FFFF \(_{\mathrm{H}}\) & \((\mathrm{mA})\)
\end{tabular} & \[
\begin{gathered}
0.031 \\
-1.99997 \\
0
\end{gathered}
\] & \[
\begin{gathered}
0061 \\
-1.99994 \\
0
\end{gathered}
\] & \[
\begin{gathered}
0.122 \\
-199988 \\
0
\end{gathered}
\] & \[
\begin{gathered}
0031 \\
-0.99997 \\
+1.00000
\end{gathered}
\] & \[
\begin{gathered}
0.061 \\
-0.99994 \\
+100000
\end{gathered}
\] & \[
\begin{gathered}
0.122 \\
-0.99988 \\
+1.00000
\end{gathered}
\] \\
\hline
\end{tabular}


FIGURE 6. Output Circuit for Voltage Models.
the zero calibration adjustment. This alternate sensing point (the system ground point) is-shown in Figures 6, 7, and 8.

Figures 7 and 8 show two methods of connecting the current output models (DAC700 or DAC702) with external precision output op amps. By sensing the output voltage at the load resistor (i.e., by connecting \(R_{F}\) to the output of \(A_{1}\) at \(R_{L}\) ), the effect of \(R_{1}\) and \(R_{2}\) is greatly reduced. \(R_{1}\) will cause a gain error but is independent of the value of \(R_{L}\) and can be eliminated by initial calibration adjustments. The effect of \(R_{2}\) is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.
If the output cannot be sensed at Common or the system ground point as mentioned above, the differential output circuit shown in Figure 8 is recommended. In this circuit
the output voltage is sensed at the load common and not at the \(\mathrm{D} / \mathrm{A}\) converter common as in the previous circuits. The value of \(R_{6}\) and \(R_{7}\) must be adjusted for maximum common-mode rejection at \(R_{L}\). Note that if \(R_{3}\) is negligible, the circuit of Figure 8 can be reduced to the one shown in Figure 7. Again the effect of \(R_{4}\) is negligible.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of \(R F\) radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close


FIGURE 7. Preferred External Op Amp Configuration.
together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.


FIGURE 8. Differential Sensing Output Op Amp Confjguration.

\section*{APPLICATIONS}

\section*{DRIVING AN EXTERNAL OP AMP WITH CURRENT OUTPUT D/As}

DAC700 and DAC702 are current output devices and will drive the summing junction of an op amp to produce an output voltage as shown in Figure 9. Use of the internal feedback resistor is required to obtain specified gain accuracy and low gain drift.


FIGURE 9. External Op Amp Using Internal Feedback Resistors.

DAC700 or DAC702 can be scaled for any desired voltage range with an external feedback resistor, but at the expense of increased drifts of up to \(\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\). The resistors in the DAC700 and DAC702 ratio track to \(\pm 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) but their absolute TCR may be as high as \(\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
An alternative method of scaling the output voltage of the \(\mathrm{D} / \mathrm{A}\) converter and preserving the low gain drift is shown in Figure 10.


FIGURE 10. External Op Amp Using Internal and External Feedback Resistors to Maintain Low Gain Drift.

\section*{OUTPUTS LARGER THAN 20-VOLT RANGE}

For output voltage ranges larger than \(\pm 10 \mathrm{~V}\), a high voltage op amp may be employed with an external feedback resistor. Use I Iout values of \(\pm 1 \mathrm{~mA}\) for bipolar voltage ranges and -2 mA for unipolar voltage ranges (see Figure 11). Use protection diodes as shown when a high voltage op amp is used.


FIGURE 11. External Op Amp Using External Feedback Resistors.

\title{
Microprocessor-Compatible 16-BIT DIGITAL-TO-ANALOG CONVERTERS
}

FEATURES
- TWO-CHIP CONSTRUCTION
- HIGH-SPEED 16-BIT PARALLEL, 8-BIT (BYTE) parallel, and serial input modes
- DOUBLE-BUFFERED INPUT REGISTER CONFIGURATION
- Vout AND lout MODELS

\section*{DESCRIPTION}

The DAC708 and DAC709 are 16 -bit converters designed to interface to an 8-bit microprocessor bus. 16-bit data is loaded in two successive 8 -bit bytes into parallel 8 -bit latches before being transferred into the D/A latch. The DAC708 and DAC709 are current and voltage output models respectively and are in 24-pin hermetic DIPs. Input coding is Binary Two's Complement (bipolar) or Unipolar Straight Binary (unipolar, when an external logic inverter is used to invert the MSB). In addition, the DAC708/709 can be loaded serially (MSB first).

The DAC705, DAC706, and DAC707 are designed to interface to a 16-bit bus. Data is written into a 16-bit latch and subsequently the \(\mathrm{D} / \mathrm{A}\) latch. The
- HIGH ACCURACY:

Linearity Error \(\pm 0.003\) \% of FSR max
Differential Linearity Error \(\pm 0.006 \%\) of FSR max
- MONOTONIC (TO 14 BITS) OVER SPECIFIED TEMPERATURE RANGE
- hermetically sealed
- LOW COST PLAStic VERSIONS AVAILABLE [DAC707JP/KP)

DAC705 and DAC707 are voltage output models. DAC706 is a current output model. Outputs are bipolar only (current or voltage) and input coding is Binary Two's Complement (BTC).
All models have Write and Clear control lines as well as input latch enable lines. In addition, DAC708 and DAC709 have Chip Select control lines. In the bipolar mode, the Clear input sets the D/A latch to give zero voltage or current output. They are all 14-bit accurate and are complete with reference, and for the DAC705, DAC707, and DAC709, a voltage output amplifier. All models are available with an optional burn-in, or environmental screening.


DAC705/706/707 Block Diagram

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

At \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{D D}=+5 \mathrm{~V}\), and after a \(10-\) minute warm-up unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline MODEL & \multicolumn{3}{|c|}{DAC707JP} & \multicolumn{3}{|l|}{DAC705/706/707/708/709KH, DAC707KP} & \multicolumn{3}{|l|}{DAC705/706/707/708/ 709BH, SH} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{11}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
DIGITAL INPUT \\
Resolution Bipolar Input Code (all models) \\
Unipolar Input Code \({ }^{(1)}\) (DAC708/709 only) \\
Logic Levels \({ }^{(2)} V_{I H}\) \\
\(V_{I L}\) \\
\(\mathrm{I}_{\mathrm{IH}}\left(\mathrm{V}_{1}=+27 \mathrm{~V}\right)\) \\
\(\mathrm{I}_{\mathrm{IL}}\left(\mathrm{V}_{1}=+04 \mathrm{~V}\right)\)
\end{tabular} & \[
\begin{aligned}
& \text { Binary } \\
& +2.0 \\
& -1.0
\end{aligned}
\] & wo's Com & \[
\begin{gathered}
16 \\
\text { lement }
\end{gathered}
\] & & \(\stackrel{*}{*}\) & \begin{tabular}{l}
nary \\
* \\
*
\end{tabular} & * & * & * & \begin{tabular}{l}
Bits \\
V \\
V \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \multicolumn{11}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \({ }^{(3)}\) \\
Linearity Error \\
Differential Linearity Error \({ }^{(5)}\) \\
at Bipolar Zero \({ }^{(5,6)}\) \\
Gain Error \({ }^{(7)}\) \\
Zero Error \({ }^{(7)}\) \\
Monotonicity Over Spec Temp Range \\
Power Supply Sensitivity \(+V_{c c},-V_{c c}\) \\
\(V_{D D}\)
\end{tabular} & 13 & \[
\begin{gathered}
\pm 0003 \\
\pm 0.0045 \\
\pm 0.07 \\
\pm 005 \\
\pm 0.0015 \\
\pm 00001
\end{gathered}
\] & \[
\begin{gathered}
\pm 0006 \\
\pm 0012 \\
\\
\pm 030 \\
\pm 01 \\
\\
\pm 0.006 \\
\pm 0001
\end{gathered}
\] & 14 & \[
\begin{gathered}
\pm 00015 \\
\pm 0003 \\
\pm 0.003 \\
* \\
* \\
\\
* \\
*
\end{gathered}
\] & \[
\begin{gathered}
\pm 0003 \\
\pm 0.006 \\
\pm 0.006 \\
\pm 015 \\
* \\
* \\
*
\end{gathered}
\] & 14 & \(*\)
\(*\)
\(\pm 00015\)
\(\pm 005\)
\(*\)

\(*\)
\(*\) & \[
\begin{gathered}
\quad * \\
\quad * \\
\pm 0003 \\
\pm 0.10 \\
* \\
\pm 0 \\
{ }_{*}^{*} 003 \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
\(\%\) of FSR \(^{(4)}\) \\
\(\%\) of FSR \\
\% of FSR \\
\% \\
\% of FSR \\
Bits \\
\(\%\) of FSR/\%V \({ }_{c c}\) \\
\(\%\) of FSR/\%VDD
\end{tabular} \\
\hline \begin{tabular}{l}
DRIFT (over Spec Temp range \({ }^{(3)}\) ) \\
Total Error over Temp Range \({ }^{(8)}\) \\
Total Full Scale Drift \\
Gaın Drift \\
Zero Drift Unipolar (DAC708/709 only) \\
Bipolar (all models) \\
Differential Linearity Over Temp \({ }^{(5)}\) \\
Linearity Error Over Temp \({ }^{(5)}\)
\end{tabular} & & \(\pm 0.08\)
\(\pm 10\)
\(\pm 10\)
\(\pm 5\) & \[
\begin{gathered}
\pm 30 \\
\pm 15 \\
\pm 0.012 \\
\pm 0012
\end{gathered}
\] & & \(*\)
\(*\)
\(*\)
\(\pm 2\)
\(*\) & \[
\begin{gathered}
\pm 0.15 \\
\pm 25 \\
\pm 25 \\
\pm 5 \\
\pm 12 \\
+0009 \\
-0.006 \\
\pm 0006
\end{gathered}
\] & & \(*\)
\(*\)
\(\pm 7\)
\(\pm 15\)
\(\pm 4\) & \[
\begin{gathered}
\pm 0.10 \\
\pm 15 \\
\pm 15 \\
\pm 3 \\
\pm 10
\end{gathered}
\] & \begin{tabular}{l}
\% of FSR ppm of FSR \(/{ }^{\circ} \mathrm{C}\) ppm \(/{ }^{\circ} \mathrm{C}\) ppm of FSR \(/{ }^{\circ} \mathrm{C}\) ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
\% of FSR \\
\(\%\) of FSR
\end{tabular} \\
\hline ```
SETTLING TIME (to \(\pm 0.003 \%\) of FSR) \({ }^{(9)}\)
Voltage Output Models
    Full Scale Step ( \(2 \mathrm{k} \Omega\) load)
    1LSB Step at Worst Case Code \({ }^{(10)}\)
Slew Rate
Current Output Models
    Full Scale Step (2mA). 10 to \(100 \Omega\) load
        \(1 \mathrm{k} \Omega\) load
``` & & 4
2.5
10 & & & \[
350
\]
\[
1
\] & 8
4 & &  & 8 & \begin{tabular}{l}
\(\mu \mathrm{s}\) \(\mathrm{V} / \mu \mathrm{s}\) \\
ns \(\mu \mathrm{s}\)
\end{tabular} \\
\hline \multicolumn{11}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
VOLTAGE OUTPUT MODELS \\
Output Voltage Range \\
DAC709: Unipolar (USB Code) \\
Bipolar (BTC Code) \\
DAC707 Bipolar (BTC Code) \\
DAC705 Bipolar (BTC Code) \\
Output Current \\
Output Impedance \\
Short Circuit to Common Duration \\
CURRENT OUTPUT MODELS \\
Output Current Range ( \(\pm 30 \%\) typ) \\
DAC708 Unipolar (USB Code) \\
Bipolar (BTC Code) \\
DAC706 Bipolar (BTC Code) \\
Unipolar Output Impedance ( \(\pm 30 \%\) typ) \\
Bipolar Output Impedance ( \(\pm 30 \%\) typ) \\
Compliance Voltage
\end{tabular} & \(\pm 5\) & \[
\begin{gathered}
\pm 10 \\
\\
015 \\
\text { Indefinite }
\end{gathered}
\] & & * & 0 to +10
\(\pm 5, \pm 10\)
\(*\)
\(\pm 5\)
\(*\)
\(*\)

0 to -2
\(\pm 1\)
\(\pm 1\)
4.0
2.45
\(\pm 25\) & & * & \(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\) & & \begin{tabular}{l}
V \\
V \\
V \\
V \\
mA \\
\(\Omega\) \\
mA \\
mA \\
mA \\
\(\mathrm{k} \Omega\) \\
\(\mathrm{k} \Omega\) \\
V
\end{tabular} \\
\hline \multicolumn{11}{|l|}{POWER SUPPLY REQUIREMENTS} \\
\hline \begin{tabular}{rl} 
Voltage (all models) & \(+V_{c c}\) \\
\(-V_{c c}\) \\
\(V_{D D}\) \\
Current (No load, +15 V supplies) \\
Current Output Models. \(+V_{c c}\) \\
\(-V_{c c}\) \\
\(V_{\text {cD }}\) \\
Voltage Ouptut Models: & \(+V_{c c}\) \\
\(-V_{c c}\) \\
\(V_{D D}\)
\end{tabular} & +13.5
-13.5
+45 & \[
\begin{gathered}
+15 \\
-15 \\
+5 \\
\\
\\
+16 \\
-18 \\
+5
\end{gathered}
\] & \[
\begin{array}{r}
+16.5 \\
-165 \\
+5.5 \\
\\
\\
+30 \\
-30 \\
+10 \\
\hline
\end{array}
\] & * & \[
\begin{gathered}
+10 \\
-13 \\
+5
\end{gathered}
\] & \[
\begin{gathered}
* \\
* \\
* \\
+25 \\
+25 \\
+10 \\
* \\
* \\
*
\end{gathered}
\] & * & * \({ }^{*}\) & \(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\) & \begin{tabular}{l}
V \\
V \\
V \\
mA \\
mA \\
mA \\
mA \\
mA \\
mA
\end{tabular} \\
\hline
\end{tabular}

ELECTRICAL (CONT)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} & \multicolumn{3}{|c|}{DAC707JP} & \multicolumn{3}{|l|}{DAC705/706/707/708/709KH, DAC707KP} & \multicolumn{3}{|l|}{DAC705/706/707/708/ 709BH, SH} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{11}{|l|}{POWER SUPPLY REQUIREMENTS (CONT)} \\
\hline Power Dissipation ( \(\pm 15 \mathrm{~V}\) supplies) Current Output Models Voltage Output Models & & 535 & & & 370 & \[
\begin{aligned}
& 800 \\
& 950
\end{aligned}
\] & & * & * & \[
\begin{aligned}
& \mathrm{mW} \\
& \mathrm{~mW}
\end{aligned}
\] \\
\hline \multicolumn{11}{|l|}{TEMPERATURE RANGE} \\
\hline Specification \begin{tabular}{c} 
BH grades \\
JP, KP, KH grades \\
SH grades
\end{tabular}
Storage Ceramıc
Plastıc & 0
\[
-60
\] & & \[
\begin{array}{r}
+70 \\
+100
\end{array}
\] & \(*\)
-65
\(*\) & & \(*\)
+150
\(*\) & \[
\begin{aligned}
& -25 \\
& -55 \\
& -65
\end{aligned}
\] & & \[
\begin{array}{r}
+85 \\
+125 \\
+150
\end{array}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
*Specification same as for models in column to the left
NOTES (1) MSB must be inverted externally prior to DAC708/709 input (2) Digital inputs are TTL, LSTTL, 54/74C, \(54 / 74 \mathrm{HC}\) and \(54 / 74 \mathrm{HTC}\) compatible over the specified temperature range (3) DAC706 and DAC708 (current-output models) are specified and tested with an external output operational amplifier connected using the internal feedback resistor in all tests (4) FSR means Full Scale Range For example, for \(\pm 10 \mathrm{~V}\) output, \(\mathrm{FSR}=20 \mathrm{~V}\) (5) \(\pm 00015 \%\) of Full Scale Range is equal to 1 LSB in 16 -bit resolution \(\pm 0003 \%\) of Full Scale Range is equal to 1 LSB in 15 -bit resolution \(\pm 0006 \%\) of Full Scale Range is equal to 1 LSB in 14 -bit resolution (6) Error at input code \(0000_{H}\) (For unipolar connection on DAC708/709, the MSB must be inverted externally prior to D/A input) (7) Adjustable to zero with external trim potentiometer Adjusting the gain potentiometer rotates the transfer function around the bipolar zero point (8) With gain and zero errors adjusted to zero at \(+25^{\circ} \mathrm{C}\) (9) Maximum represents the \(3 \sigma\) limit Not \(100 \%\) tested for this parameter (10) The bipolar worst-case code change is \(\mathrm{FFFF}_{H}\) to \(0000_{H}\) and \(0000_{H}\) to FFFF \(_{H}\) For unipolar (DAC708/709 only) it is \(7 \mathrm{FFF}_{\mathrm{H}}\) to \(8000_{H}\) and \(8000_{H}\) to \(7 \mathrm{FFF}_{H}\)
CONNECTION DIAGRAMS


\section*{DESCRIPTION OF PIN FUNCTIONS}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{DAC705/706/707} & \multirow[b]{2}{*}{\[
\begin{gathered}
\text { Pin } \\
\#
\end{gathered}
\]} & \multicolumn{2}{|r|}{DAC708/709} \\
\hline Designator & Description & & Designator & Description \\
\hline \begin{tabular}{l}
Vout (DAC707 and DAC705) \\
\(\mathrm{R}_{\mathrm{F}}\) (DAC706)
\end{tabular} & Voltage output for DAC707 ( \(\pm 10 \mathrm{~V}\) ) and DAC705 ( \(\pm 5 \mathrm{~V}\) ) or an internal feedback resistor for use with an external output op amp for the DAC706. & 1 & \(\mathrm{A}_{2}\) & Latch enable for D/A latch (Active low) \\
\hline \(V_{D D}\) & Logic supply ( +5 V ) & 2 & \(A_{0}\) & Latch enable for "low byte" input (Active low) When both \(A_{0}\) and \(A_{1}\) are logic " 0 ", the serial input mode is selected and the serial input is enabled \\
\hline DCOM & Digital common & 3 & \(\mathrm{A}_{1}\) & Latch enable for "high byte" input (Active low) When both \(A_{0}\) and \(A_{1}\) are logic " 0 ", the serial input mode is selected and the serial input is enabled \\
\hline ACOM & Analog common & 4 & D7 (D15) & Input for data bit 7 if enabling low byte (LB) latch or data bit 15 if enabling the high byte (HB) latch \\
\hline SJ (DAC705 and DAC707) lout (DAC706) & Summing junction of the internal output op amp for the DAC705 and DAC707, or the current output for the DAC706 Offset adjust circuit is connected to the summing junction of the output amplifier Refer to Block Diagram & 5 & D6 (D14) & Input for data bit 6 if enabling LB latch or data bit 14 if enabling the HB latch \\
\hline GA & Gain adjust pin Refer to Connection Diagram for gain adjust circuit & 6 & D5 (D13) & Data bit 5 (LB) or data bit 13 (HB) \\
\hline \(+\mathrm{V}_{\mathrm{cc}}\) & Positive supply voltage ( +15 V ) & 7 & D4 (D12) & Data bit 4 (LB) or data bit 12 (HB) \\
\hline \(-\mathrm{V}_{\mathrm{cc}}\) & Negative supply voltage ( -15 V ) & 8 & D3 (D11) & Data bit 3 (LB) or data bit 11 (HB) \\
\hline CLR & Clear line. Sets the input latch to zero and sets the D/A latch to the input code that gives bipolar zero on the D/A output (Active low) & 9 & D2 (D10) & Data bit 2 (LB) or data bit 10 (HB) \\
\hline WR & Write control line (Active low) & 10 & D1 (D9) & Data bit 1 (LB) or data bit 9 (HB) \\
\hline A, & Enable for D/A converter latch (Active low) & 11 & D0 (D8)/SI & Data bit 0 (LB) or data bit 8 (HB) Serial input when serial mode is selected \\
\hline \(A_{0}\) & Enable for input latch (Active low) & 12 & DCOM & Digital common \\
\hline D15 (MSB) & Data bit 15 (Most Significant Bit) & 13 & \(\mathbf{R F 2}\) & Feedback resistor for internal or external operational amplifier Connect to pin 14 when a 10 V output range is desired Leave open for a 20 V output range \\
\hline D14 & Data bit 14 & 14 & \begin{tabular}{l}
\(V_{\text {out }}\) \\
\(\mathrm{R}_{\mathrm{F} 1}\) (DAC708)
\end{tabular} & Voltage output for DAC709 or feedback resistor for use with an external output op amp for the DAC708 Refer to Connection Diagram for connection of external op amp to DAC708 \\
\hline D13 & Data bit 13 & 15 & ACOM & Analog commón \\
\hline D12 & Data bit 12 & 16 & \begin{tabular}{l}
SJ (DAC709) \\
lout (DAC708)
\end{tabular} & Summing junction of the internal output op amp for the DAC709, or the current output for the DAC708 Refer to Connection Diagram for connection of external op amp to DAC708 \\
\hline D11 & Data bit 11 & 17 & BPO & Bipolar offset Connect to pin 16 when operating in the bipolar mode Leave open for unipolar mode \\
\hline D10 & Data bit 10 & 18 & GA & Gain adjust pın \\
\hline D9 & Data bit 9 & 19 & \(+V_{c c}\) & Positive supply voltage (+15V) \\
\hline D8 & Data bit 8 & 20 & \(-V_{c c}\) & Negative supply voltage ( -15 V ) \\
\hline D7 & Data bit 7 & 21 & CLR & Clear line. Sets the high and low byte input registers to zero and, for bipolar operation, sets the D/A register to the input code that gives bipolar zero on the D/A output (In the unipolar mode, invert the MSB prior to the D/A ) \\
\hline D6 & Data bit 6 & 22 & WR & Write control line \\
\hline D5 & Data bit 5 & 23 & CS & Chip select control line \\
\hline D4 & Data bit 4 & 24 & VDD & Logic supply ( +5 V ) \\
\hline D3 & Data bit 3 & 25 & No pin & \\
\hline D2 & Data bit 2 & 26 & No pin & (The DAC708 and DAC709 are in 24-pin packages) \\
\hline D1 & Data bit 1 & 27 & No pin & \\
\hline D0 (LSB) & Data bit 0 (Least Significant Bit) & 28 & No pin & \\
\hline
\end{tabular}

MECHANICAL


\section*{\(V_{\text {Do }}\) to COMMON}

N \(0 \mathrm{~V},+15 \mathrm{~V}\)
\(+V_{c c}\) to COMMON
\(0 \mathrm{~V},+18 \mathrm{~V}\)
- \(\mathrm{V}_{\text {cc }}\) to COMMON oV, -18 V
Digital Data Inputs to COMMON \(\ldots . . . . . . . . . . . . . . . . . . . .\). Reference Out to COMMON .. Indefinite Short to COMMON Vout (DAC707, DAC709) ...... Indefinite Short to COMMON

External Voltage Applied to RF (pin 1, DAC706; pin 13 or 14, DAC708) ........ \(\pm 18 \mathrm{~V}\) External Voltage Applied to D/A Output (pin 1, DAC707; pin 14, DAC708) ..... \(\pm 5 \mathrm{~V}\) Power Dissipation. \(\ldots \ldots \ldots .1000 \mathrm{~mW}\)
\(-60^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.
Lead Temperature (Soldering, 10s)

\section*{ORDERING INFORMATION}
\begin{tabular}{|c|c|c|c|}
\hline Model & Temperature Range & \begin{tabular}{l}
Input \\
Configuration
\end{tabular} & \begin{tabular}{l}
Output \\
Configuration
\end{tabular} \\
\hline DAC705KH & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 5 \mathrm{~V}\) output \\
\hline DAC705KH-BI & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 5 \mathrm{~V}\) output \\
\hline DAC705BH & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 5 \mathrm{~V}\) output \\
\hline DAC705BH-BI & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 5 \mathrm{~V}\) output \\
\hline DAC705BH/QM & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 5 \mathrm{~V}\) output \\
\hline DAC705SH & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 5 \mathrm{~V}\) output \\
\hline DAC705SH-BI & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 5 \mathrm{~V}\) output \\
\hline DAC705SH/QM & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 5 \mathrm{~V}\) output \\
\hline DAC706KH & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC706KH-BI & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC706BH & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC706BH-BI & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC706BH/QM & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC706SH & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC706SH-BI & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC706SH/QM & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC707JP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC707JP-BI & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC707KP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC707KP-BI & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC707KH & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC707KH-BI & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC707BH & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC707BH-BI & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC707BH/QM & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC707SH & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC707SH-BI & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC707SH/QM & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 16-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC708KH & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 8 -bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC708KH-BI & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 8-bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC708BH & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8 -bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC708BH-BI & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8 -bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC708BH/QM & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8 -bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC708SH & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 8 -bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC708SH-BI & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 8 -bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC708SH/QM & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 8-bit port & \(\pm 1 \mathrm{~mA}\) output \\
\hline DAC709KH & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 8-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC709KH-BI & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & 8 -bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC709BH & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8 -bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC709BH-BI & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8 -bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC709BH/QM & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 8 -bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC709SH & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 8 -bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC709SH-BI & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 8 -bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline DAC709SH/QM & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 8-bit port & \(\pm 10 \mathrm{~V}\) output \\
\hline
\end{tabular}

\section*{DISCUSSION OF SPECIFICATIONS}

\section*{digital input codes}

For bipolar operation, the DAC705/706/707/708/709 accept positive-true binary two's complement input code. For unipolar operation (DAC708/709 only) the input code is positive-true straight-binary provided that the MSB input is inverted with an external inverter. See Table I.

TABLE I. Digital Input Codes.
\begin{tabular}{|l|c|c|}
\hline & \multicolumn{2}{|c|}{ Analog Output } \\
\cline { 2 - 3 } \begin{tabular}{c} 
Digıtal \\
Input \\
Codes
\end{tabular} & \begin{tabular}{c} 
Unipolar Straight Bınary \({ }^{(1)}\) \\
(DAC708/709 only, connec- \\
ted for Unipolar operation)
\end{tabular} & \begin{tabular}{c} 
Binary Two's Complement \\
(Bipolar operation; \\
all models)
\end{tabular} \\
\hline 7 FFF \(_{\mathrm{H}}\) & \(+1 / 2\) Full Scale -1 LSB \({ }^{(2)}\) & +Full Scale \\
\(0000_{\mathrm{H}}\) & Zero & Zero \\
FFFF \(_{\mathrm{H}}\) & +Full Scale & -1SSB \\
\(8000_{\mathrm{H}}\) & \(+1 / 2\) Full Scale & -Full Scale \\
\hline
\end{tabular}
(1) MSB must be inverted externally (2) Assumes MSB is inverted externally

\section*{ACCURACY}

\section*{Linearity}

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (-Full Scale point and + Full Scale point).

\section*{Differential Linearity Error}

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal lLSB change in the output when the input changes from one adjacent code to the next. A differential linearity error specification of \(\pm 1 / 2\) LSB means that the output step size can be between \(1 / 2 \mathrm{LSB}\) and 3/2LSB when the input changes between adjacent codes. A negative DLE specification of - 1LSB maximum ( \(-0.006 \%\) for 14-bit resolution) insures monotonicity.

\section*{Monotonicity}

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC705/706/707/708/709 are specified to be monotonic to 14 bits over the entire specification temperature range.

\section*{DRIFT}

\section*{Gain Drift}

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per degree centigrade ( \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ). Gain drift is established by: (1) testing the end point differences at \(\mathrm{t}_{\text {min }}\), \(+25^{\circ} \mathrm{C}\) and \(\mathrm{t}_{\max }\); (2) calculating the gain error with respect to the \(+25^{\circ} \mathrm{C}\) value; and (3) dividing by the temperature change.

\section*{Zero Drift}

Zero drift is a measure of the change in the output with \(0000_{\mathrm{H}}\) applied to the D/A converter inputs over the specified temperature range. (For the DAC708/709 in unipo-
lar mode, the MSB must be inverted.) This code corresponds to zero volts (DAC705/707 and DAC709) or zero milliamps (DAC706 and DAC708) at the analog output. The maximum change in offset at \(t_{\min }\) or \(t_{\max }\) is referenced to the zero error at \(+25^{\circ} \mathrm{C}\) and is divided by the temperature change. This drift is expressed in FSR \(/{ }^{\circ} \mathrm{C}\).

\section*{SETTLING TIME}

Settling time of the D/A is the total time required for the analog output to settle within an error ,band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.


FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.

\section*{Voltage Output}

Settling times are specified to \(\pm 0.003 \%\) of FSR \(( \pm 1 / 2\) LSB for 14 bits) for two input conditions: a full-scale range change of \(20 \mathrm{~V}( \pm 10 \mathrm{~V})\) or \(10 \mathrm{~V}( \pm 5 \mathrm{~V}\) or 0 to 10 V\()\) and a 1LSB change at the "major carry", the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next.)

\section*{Current Output}

Settling times are specified to \(\pm 0.003 \%\) of FSR for a fullscale range change for two output load conditions: one for \(10 \Omega\) to \(100 \Omega\) and one for \(1000 \Omega\). It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

\section*{COMPLIANCE VOLTAGE}

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified accuracy.

\section*{POWER SUPPLY SENSITIVITY}

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the \(\mathrm{D} / \mathrm{A}\) converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply \(\left(+\mathrm{V}_{\mathrm{C}}\right)\), negative supply ( \(-\mathrm{V}_{\mathrm{CC}}\) ) or logic supply ( \(\mathrm{V}_{\mathrm{DD}}\) ) about the nominal power supply voltages (see Figure 2). It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.


FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

\section*{OPERATING INSTRUCTIONS}

\section*{POWER SUPPLY CONNECTIONS}

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. \(1 \mu \mathrm{~F}\) tantalum capacitors should be located clcse to the D/A converter.

\section*{EXTERNAL ZERO AND GAIN ADJUSTMENT}

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(3.9 \mathrm{M} \Omega\) and \(270 \mathrm{k} \Omega\) resistors ( \(\pm 20 \%\) carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in place of the \(3.9 \mathrm{M} \Omega\) resistor. A \(0.001 \mu \mathrm{~F}\) to \(0.01 \mu \mathrm{~F}\) ceramic capacitor should be connected from GAIN ADJUST to ANALOG COMMON to prevent noise pickup. Refer to Figures 4 and 5 for the relationship of zero and gain adjustments to unipolar D/A converters.


FIGURE 3. Equivalent Resistances.

\section*{Zero Adjustment}

For unipolar (USB) configurations, apply the digital input code that produces zero voltage or zero current output and adjust the zero potentiometer for zero output.
For bipolar (BTC) configurations, apply the digital input code that produces zero output voltage or current. See Table II for corresponding codes and connection diagrams for zero adjustment circuit connections. Zero calibration should be made before gain calibration.


FIGURE 4. Relationship of Zero and Gain Adjustments for Unipolar D/A Converters, DAC708 and DAC709.


FIGURE 5. Relationship of Zero and Gain Adjustments for Bipolar D/A Converters, DAC705/706/707 and DAC708/709.

TABLE II. Digital Input And Analog Output Voltage/Current Relationships.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{13}{|c|}{VOLTAGE OUTPUT MODELS} \\
\hline \multirow[b]{3}{*}{Digital Input Code} & \multicolumn{3}{|c|}{Analog Output} & \multirow[b]{3}{*}{Units} & \multirow[b]{3}{*}{Digital Input Code} & \multicolumn{6}{|c|}{Analog Output} & \multirow[b]{3}{*}{Units} \\
\hline & \multicolumn{3}{|c|}{*Unipolar, 0 to +10 V} & & & \multicolumn{3}{|c|}{Bipolar, \(\pm 10 \mathrm{~V}\)} & \multicolumn{3}{|c|}{Bipolar, \(\pm 5 \mathrm{~V}\)} & \\
\hline & 16-Bit & 15-Bit & 14-Bit & & & 16-Bit & 15-Bit & 14-Bit & 16-Bit & 15-Bit & 14-Bit & \\
\hline One LSB \(\mathrm{FFFF}_{\mathrm{H}}\) \(\mathbf{0 0 0 0}_{\mathrm{H}}\) & \[
\begin{gathered}
153 \\
+999985 \\
0 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
305 \\
+999969 \\
0 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
610 \\
+999939 \\
0 \\
\hline
\end{gathered}
\] & \(\mu \mathrm{V}\)
V
V & \begin{tabular}{l}
One LSB \\
\(7 \mathrm{FFF}_{\mathrm{H}}\) \\
\(8000_{\mathrm{H}}\)
\end{tabular} & \[
\begin{gathered}
305 \\
+999960 \\
-100000 \\
\hline
\end{gathered}
\] & \begin{tabular}{c|c} 
& 610 \\
60 & +999939 \\
-10.0000 \\
\hline
\end{tabular} & \[
\begin{gathered}
1224 \\
+999878 \\
-100000 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
153 \\
+499980 \\
-50000 \\
\hline
\end{gathered}
\] & 305
+499970
-50000 & \[
\begin{gathered}
610 \\
+499939 \\
-50000 \\
\hline
\end{gathered}
\] & \(\mu \mathrm{V}\)
V
V \\
\hline \multicolumn{13}{|c|}{CURRENT OUTPUT MODELS} \\
\hline \multirow[b]{3}{*}{Digital Input Code} & \multicolumn{4}{|c|}{Analog Output} & \multirow[b]{3}{*}{Units} & \multicolumn{2}{|r|}{\multirow[b]{3}{*}{Digital Input Code}} & \multicolumn{4}{|c|}{Analog Output} & \multirow[b]{3}{*}{Units} \\
\hline & \multicolumn{4}{|c|}{*Unipolar, 0 to -2mA} & & & & \multicolumn{4}{|c|}{Bipolar, \(\pm 1 \mathrm{~mA}\)} & \\
\hline & \multicolumn{2}{|r|}{16-Bit} & 15-Bit & 14-Bit & & & & 16-Bit & 15-Bit & 14-1 & & \\
\hline One LSB FFFFF \(_{\mathrm{H}}\) \(0000_{\mathrm{H}}\) & 0
-19 & (1) & 0061
-199994
0 & 0122
-199988 & \(\mu \mathrm{A}\)
mA
mA & & One LSB
\(7 \mathrm{FFF}_{\mathrm{H}}\)
\(800 \mathrm{H}_{\mathrm{H}}\) & \[
\begin{gathered}
0031 \\
-099997 \\
+100000
\end{gathered}
\] & 0061
-099994
+100000 & 012
-099
+100 & & \(\mu A\)
\(m A\)
\(m A\) \\
\hline
\end{tabular}

\section*{Gain Adjustment}

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full-scale voltage. See Table II for positive fullscale voltages and the Connection Diagrams for gain adjustment circuit connections.

\section*{INTERFACE LOGIC AND TIMING DAC708/709}

The signals CHIP SELECT ( \(\overline{\mathrm{CS}}\) ), WRITE ( \(\overline{\mathrm{WR}}\) ), register enables ( \(\overline{\mathrm{A}_{0}}, \overline{\mathrm{~A}}_{1}\), and \(\overline{\mathrm{A}_{2}}\) ) and CLEAR ( \(\overline{\mathrm{CLR}}\) ), provide the control functions for the microprocessor interface. They are all active in the "low" or logic " 0 " state. \(\overline{\mathrm{CS}}\) must be low to access any of the registers. \(\overline{A_{0}}\) and \(\overline{A_{1}}\) steer the input 8 -bit data byte to the low- or high-byte input latch respectively. \(\overline{A_{2}}\) gates the contents of the two input latches through to the \(\mathrm{D} / \mathrm{A}\) latch in parallel. The contents are then applied to the input of the D/A converter. When WR goes low, data is strobed into the latch or latches which have been enabled.
The serial input mode is activated when both \(\overline{\mathrm{A}}_{0}\) and \(\overline{\mathrm{A}}_{1}\) are logic "0" simultaneously. The D0 (D8)/SI input data line accepts the serial data MSB first. Each bit is clocked in by a \(\overline{W R}\) pulse. Data is strobed through to the \(\mathrm{D} / \mathrm{A}\) latch by \(\overline{\mathrm{A}}_{2}\) going to logic " 0 " the same as in the parallel input mode.
Each of the latches can be made "transparent" by maintaining its enable signal at logic " 0 ". However, as stated above, when both \(\overline{\mathrm{A}}_{0}\) and \(\overline{\mathrm{A}}_{1}\) are logic " 0 " at the same time, the serial mode is selected.
The \(\overline{\text { CLR }}\) line resets both input latches to all zeros and sets the \(\mathrm{D} / \mathrm{A}\) latch to \(0000_{\mathrm{H}}\). This is the binary code that gives a null, or zero, at the output of the \(\mathrm{D} / \mathrm{A}\) in the bipolar mode. In the unipolar mode, activating \(\overline{\text { CLR }}\) will cause the output to go to one-half of full scale.
The maximum clock rate of the latches is 10 MHz . The minimum time between write (WR) pulses for successive enables is 20 ns . In the serial input mode (DAC708 and DAC709), the maximum rate at which data can be clocked into the input shift register is 10 MHz .
The timing of the control signals is given in Figure 6.


FIGURE 6. Logic Timing Diagram.

\section*{DAC706/707}

The DAC705/706/707 interface timing is the same as that described above except instead of two 8 -bit sepa-rately-enabled input latches, it has a single 16 -bit input latch enabled by \(\overline{\mathrm{A}}_{0}\). The \(\mathrm{D} / \mathrm{A}\) latch is enabled by \(\overline{\mathrm{A}_{1}}\). Also, there is no serial-input mode and no CHIP \(\overline{\operatorname{SELECT}}(\overline{\mathrm{CS}})\) line.

\section*{INSTALLATION CONSIDERATIONS}

Due to the extremely-high accuracy of the \(\mathrm{D} / \mathrm{A}\) converter, system design problems such as grounding and contact resistance become very important. For a 16 -bit converter with a +10 V full-scale range, 1LSB is \(153 \mu \mathrm{~V}\). With a load current of 5 mA , series wiring and connector resistance of only \(30 \mathrm{~m} \Omega\) will cause the output to be in error by 1LSB. To understand what this means in terms
of a system layout, the resistance of typical 1 ounce copper-clad printed circuit board material is approximately \(1 / 2 \mathrm{~m} \Omega\) per square. In the example above, a 10 milliinch-wide conductor 60 milliinches long would cause a 1LSB error.
In Figures 7 and 8, lead and contact resistances are represented by \(R_{1}\) through \(R_{5}\). As long as the load resistance \(\mathrm{R}_{\mathrm{L}}\) is constant, \(\mathrm{R}_{2}\) simply introduces a gain error


FIGURE 7. DAC705/707/709 Bipolar Output Circuit (Voltage Out).


FIGURE 8. DAC706/708 Bipolar Output Circuit (with External Op Amp).
and can be removed with gain calibration. \(R_{3}\) is part of \(R_{L}\) if the output voltage is sensed at ANALOG COMMON.
Figures 8 and 9 show two methods of connecting the currrent output model with an external precision output op amp. By sensing the output voltage at the load resistor (connecting \(\mathrm{R}_{\mathrm{F}}\) to the output of the amplifier at \(\mathrm{R}_{\mathrm{L}}\) ) the effect of \(R_{1}\) and \(R_{2}\) is greatly reduced. \(R_{1}\) will cause a gain error but is independent of the value of \(R_{L}\) and can be eliminated by initial calibration adjustments. The effect of \(\mathrm{R}_{2}\) is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.


FIGURE 9. Alternate Connection for Ground
Sensing at the Load (Current Output
Models).

In many applications it is impractical to sense the output voltage at ANALOG COMMON. Sensing the output voltage at the system ground point is permissible because these converters have separate analog and digital common lines and the analog return current is a nearconstant 2 mA and varies by only \(10 \mu \mathrm{~A}\) to \(20 \mu \mathrm{~A}\) over the entire input code range. \(\mathrm{R}_{4}\) can be as large as \(3 \Omega\) without adversely affecting the linearity of the \(\mathrm{D} / \mathrm{A}\) converter. The voltage drop across \(R_{4}\) is constant and appears as a zero error that can be nulled with the zero calibration adjustment.
Another approach senses the output at the load as shown in Figure 9. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of \(R_{6}\) and \(\mathrm{R}_{7}\) must be adjusted for maximum common-mode rejection across \(\mathrm{R}_{\mathrm{L}}\). The effect of \(\mathrm{R}_{4}\) is negligible as explained previously.
The \(\mathrm{D} / \mathrm{A}\) converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key to elimination of RF radiation or pickup is small loop area. Signal leads and their return conductors should be kept close together such that they present a small flux-capture cross section for any external field.

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the entire DAC705 through DAC709 family of products. Burn-in duration is 160 hours at the temperature shown below (or equivalent combination of time and temperature).

\section*{Model Temp. Range}

DAC 705 KH -BI \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
DAC705BH-BI \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
DAC705SH-BI \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

\section*{Burn-In Screening}

160 hours at \(85^{\circ} \mathrm{C}\)
160 hours at \(85^{\circ} \mathrm{C}\)
160 hours at \(125^{\circ} \mathrm{C}\)

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model.

\section*{ENVIRONMENTAL SCREENING}

\section*{/QM Screening}

All BH and SH models are available with Burr-Brown's /QM environmental screening for enhanced reliability. The screening, tabulated below, is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified below. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD883.

SCREENING FLOW FOR / QM MODELS
\begin{tabular}{|c|c|c|c|}
\hline Screen & \begin{tabular}{l}
MIL-STD-883 \\
Method
\end{tabular} & Condition & Comments \\
\hline Internal Visual & 2017 & B & \\
\hline Hıgh Temperature Storage (Stabilizatıon Bake) & 1008 & C & \(+150^{\circ} \mathrm{C}, 24 \mathrm{hrs}\) \\
\hline Temperature Cycling & 1010 & C & \begin{tabular}{l}
\[
-65 \text { to }+150^{\circ} \mathrm{C} \text {, }
\] \\
10 cycles
\end{tabular} \\
\hline Burn-ın & 1015 & B & \(+125^{\circ} \mathrm{C}, 160 \mathrm{hrs}\) \\
\hline Constant Acceleration 28-pın pkg 24-pın pkg & 2001 & \[
\begin{aligned}
& B \\
& E
\end{aligned}
\] & \[
\begin{aligned}
& 10,000 \mathrm{G} \\
& 30,000 \mathrm{G}
\end{aligned}
\] \\
\hline Hermeticity Fine Leak 28-pın pkg 24-pın pkg Gross Leak & \[
\begin{aligned}
& 1014 \\
& 1014
\end{aligned}
\] & \begin{tabular}{l}
A1 or A2 \\
C
\end{tabular} & \begin{tabular}{l}
\(2 \times 10^{-7} \mathrm{atmcc} / \mathrm{sec}\) \\
\(5 \times 10^{-8} \mathrm{atmcc} / \mathrm{sec}\) \(60 \mathrm{psig}, 2 \mathrm{hr}\)
\end{tabular} \\
\hline External Visual & 2009 & & \\
\hline
\end{tabular}

\section*{APPLICATIONS}

\section*{LOADING THE DAC709 SERIALLY ACROSS AN ISOLATION BARRIER}

A very useful application of the DAC709 is in achieving low-cost isolation that preserves high accuracy. Using the serial input feature of the input register pair, only three signal lines need to be isolated. The data is applied to pin 11 in a serial bit stream, MSB first. The WR input
is used as a data strobe, clocking in each data bit. A RESET signal is provided for system startup and reset. These three signals are each optically isolated. Once the 16 bits of serial data have been strobed into the input register pair, the data is strobed through to the \(D / A\) register by the "carry" signal out of a 4-bit binary synchronous counter that has counted the 16 WR pulses used to clock in the data. The circuit diagram is given in Figure 10.


FIGURE 10. Serial Loading of Electrically Isolated DAC708/709.

\section*{CONNECTING MULTIPLE DAC707s TO A 16-BIT MICROPROCESSOR BUS}

Figure 11 illustrates the method of connecting multiple DAC707s to a 16-bit microprocessor bus. The circuit shown has two DAC707s and uses only one address line to select either the input register or the D/A register. An external address decoder selects the desired converter.


FIGURE 11. Connecting Multiple DAC707s to a 16Bit Microprocessor.

\section*{Monolithic 16-Bit ROBOTICS DIGITAL-TO-ANALOG CONVERTERS}

\section*{FEATURES}
- designed specifically for closed-loop SERVO-CONTROL APPLICATIONS
- monotonic to 15 bits over temperature
- MONOLITHIC CONSTRUCTION

\section*{DESCRIPTION}

Robotics, numerical controllers, and other applications that involve the driving of servomotors require D/A converters that have very-good differential linearity around the zero output point. The DAC710KH (current output) and DAC711KH (voltage output) have been optimized for this characteristic.
DAC710 and DAC711 are complete 16-bit D/A converters on one chip. They include a precision buried-zener voltage reference, a fast settling operational amplifier (DAC711 only) as well as the D/A converter circuits. A combination of current switch design techniques accomplishes a guaranteed mono-

- Vout and lout models
- PIN-COMPATIBLE WITH DAC702, DAC703
- VERY-LOW COST FOR MULTIPLE-CHANNEL APPLICATIONS
tonicity of 15 bits around Bipolar Zero over the entire specification temperature range, \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C-, and 54/74HC-compatible over the entire temperature range. Outputs are \(\pm 10 \mathrm{~V}\) for the DAC 711 KH and \(\pm \operatorname{lmA}\) for the DAC710KH.

This \(\mathrm{D} / \mathrm{A}\) family is pin-compatible with the voltage and current output DAC703 and DAC702 model families. These D/A converters are packaged in 24pin ceramic side-brazed packages that are hermetically sealed.


\footnotetext{
International Airport Industrial Park - P.0. Box 11400-Tucson, Arizona 85734 - Tel. (602] 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491
}

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

At \(T_{A}=+25^{\circ} \mathrm{C}\) and rated power supplies and after 10 mınutes of warm-up time unless otherwise noted
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} & \multicolumn{3}{|c|}{DAC710KH/DAC711KH} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & \\
\hline \multicolumn{5}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
DIGITAL INPUT \\
Resolution Digital Inputs \({ }^{(1)}\). \(\mathrm{V}_{\mathrm{IH}}\) \(V_{\text {IL }}\) \\
\(\mathrm{I}_{\mathrm{H},}, \mathrm{V}_{1}=+27 \mathrm{~V}\) \\
\(\mathrm{I}_{\mathrm{L}}, \mathrm{V}_{\mathrm{I}}=+04 \mathrm{~V}\)
\end{tabular} & \[
\begin{aligned}
& +24 \\
& -10
\end{aligned}
\] & -035 & \[
\begin{gathered}
16 \\
+V_{c c} \\
+08 \\
+40 \\
-05
\end{gathered}
\] & \begin{tabular}{l}
Bits \\
V \\
V \\
\(\mu \mathrm{A}\) \\
mA
\end{tabular} \\
\hline \multicolumn{5}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \({ }^{(2)}\) \\
Differential Linearity Error (near bipoiar zero) \({ }^{(4)(5)}\) \\
Monotonicity (near bipolar zero) \({ }^{(4)}\) \\
Linearity Error \\
Gain Error \({ }^{\text {(8) }}\) \\
Bıpolar Zero Error \({ }^{(8 / 7)}\)
\end{tabular} & 15 & \[
\begin{aligned}
& \pm 015 \\
& \pm 005
\end{aligned}
\] & \[
\begin{gathered}
+0006,-0003 \\
\pm 00045 \\
\pm 030 \\
\pm 01
\end{gathered}
\] & \[
\begin{gathered}
\% \text { of FSR }{ }^{(3)} \\
\text { BIts } \\
\% \text { of FSR } \\
\% \\
\% \text { of } \operatorname{FSR}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DRIFT (over specification temperature range) \\
Differentıal Linearity Error (near bıpolar zero) over Temperature \({ }^{(4) /(5)}\) \\
Monotonicity (near bıpolar zero) over Temperature \({ }^{(4)}\) \\
Linearity Error over Temperature \\
Gaın Drift \\
Bipolar Zero Drift
\end{tabular} & 15 & \[
\begin{gathered}
\pm 25 \\
\pm 5
\end{gathered}
\] & \[
\begin{gathered}
+0009,-0003 \\
\pm 0009 \\
\pm 50 \\
\pm 12
\end{gathered}
\] & \begin{tabular}{l}
\% of FSR Bits \\
\% of FSR \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ppm of FSR \(/{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
SETTLING TIME (to \(\pm 0003 \%\) of FSR) \({ }^{(8)}\) \\
DAC711 (Vout Models) \\
Full Scale Step ( \(2 \mathrm{k} \Omega\) load) \\
For 1LSB Step Change at Worst-Case Code \({ }^{(9)}\) Slew Rate \\
DAC710 (lout Models) \\
Full Scale Step (2mA) \(10 \Omega\) to \(100 \Omega\) load \(1 \mathrm{k} \Omega\) load
\end{tabular} & & \[
\begin{gathered}
4 \\
25 \\
10 \\
350 \\
1
\end{gathered}
\] & \[
\begin{aligned}
& 8 \\
& 4
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{sec}\) \(\mu \mathrm{sec}\) \(\mathrm{V} / \mu \mathrm{sec}\) \\
nsec \(\mu \mathrm{sec}\)
\end{tabular} \\
\hline \multicolumn{5}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
VOLTAGE OUTPUT \\
DAC711 \\
Output Current \\
Output Impedance \\
Short Circuit to Common Duration \\
CURRENT OUTPUT \\
DAC710 \\
Output Range ( \(\pm 30 \%\) typ) \\
Output Impedance ( \(\pm 30 \%\) typ) \\
Complance
\end{tabular} & \(\pm 5\)
\[
-25
\] & \[
\pm 10
\]
\[
015
\] Indefinite
\[
\begin{aligned}
& \pm 1 \\
& 40
\end{aligned}
\] & +25 & \begin{tabular}{l}
V \\
mA \\
\(\Omega\) \\
mA \\
\(k \Omega\) \\
V
\end{tabular} \\
\hline \begin{tabular}{l}
REFERENCE VOLTAGE \\
Voltage \\
Source Current Avaılable for External Loads Short Circuit to Common Duration
\end{tabular} & & \begin{tabular}{l}
\[
\begin{aligned}
& +63 \\
& +25
\end{aligned}
\] \\
Indefinite
\end{tabular} & & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{5}{|l|}{POWER SUPPLY REQUIREMENTS} \\
\hline  & \[
\begin{aligned}
& +135 \\
& -135 \\
& +45
\end{aligned}
\] & \[
\begin{gathered}
+15 \\
-15 \\
+5 \\
+16 \\
+18 \\
+4 \\
+10 \\
-13 \\
+4 \\
530 \\
365 \\
\pm 0003 \\
\pm 0003 \\
\pm 0.0001
\end{gathered}
\] & \[
\begin{gathered}
+165 \\
-165 \\
+165 \\
\\
+30 \\
-30 \\
+8 \\
+25 \\
-25 \\
+8 \\
940 \\
790 \\
\pm 0006 \\
\pm 0.006 \\
\pm 0.001
\end{gathered}
\] & \(V\)
\(V\)
V
mA
mA
mA
mA
mA
mA
mW
mW
\(\%\) of \(\mathrm{FSR} / \% \mathrm{~V}_{\mathrm{cc}}\)
\(\%\) of \(\mathrm{FSR} / \% \mathrm{~V}_{\mathrm{cc}}\)
\(\%\) of \(\mathrm{FSR} / \% \mathrm{~V}_{\mathrm{DD}}\) \\
\hline \multicolumn{5}{|l|}{TEMPERATURE RANGE} \\
\hline Specification Storage & \[
\begin{gathered}
\hline 0 \\
-60 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
+70 \\
+150
\end{gathered}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTES（1）Digital inputs are TTL－，LSTTL－， \(54 / 74 \mathrm{C}-, 54 / 7 \dot{4} \mathrm{HC}\)－，and \(54 / 74 \mathrm{HTC}\)－compatıble over the operatıng voltage range of \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) to +15 V and over the specified temperature range The input switching threshold remains at the TTL threshold of 14 V over the supply range of \(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\) to +15 V As logic＂ 0 ＂and logic＂ 1 ＂inputs vary over 0 V to +08 V and +24 V to +10 V ，respectively，the change in the \(\mathrm{D} / \mathrm{A}\) converter output voltage will not exceed \(\pm 0006 \%\) of FSR（2）DAC710KH is specified and tested with an external output operational amplifier using the internal feedback resistor in all parameters except settling time（3）FSR means Full Scale Range and is 20 V for the DAC711KH and 2 mA for the DAC710KH（4）This specification is for \(\pm 2048\) consecutive codes around the bipolar zero code，that is，from \(77 \mathrm{FF}_{\mathrm{H}}\) to \(87 \mathrm{FF}_{\mathrm{H}} \quad\)（5）\(\pm 0003 \%\) of \(\operatorname{FSR}\) is 1 LSB for 15 －bit resolution（6）Adjustable to zero with external trim potentiometer Adjusting the gain potentiometer rotates the transfer function around the bipolar zero point（7）Error at input code 7FFFH，bipolar zero（8）Maximum represents the \(3 \sigma\) limit Not \(100 \%\) tested for this parameter（9）At the major carry， \(7 \mathrm{FFFF}_{\boldsymbol{H}}\) to \(8000_{\mathrm{H}}\) and \(8000_{H}\) to \(7 \mathrm{FFF}_{\mathrm{H}} \quad\)（10）Power dissipation is an additional 40 mW when \(\mathrm{V}_{\mathrm{DO}}\) is operated at +15 V
ORDERING INFORMATION
\begin{tabular}{|c|c|c|c|}
\hline Model & Package & Temperature Range & Output \\
\hline \[
\begin{aligned}
& \text { DAC710KH } \\
& \text { DAC } 711 \mathrm{KH}
\end{aligned}
\] & Hermetic Ceramıc Hermetic Ceramic & \[
\begin{aligned}
& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
\end{aligned}
\] & Current，\(\pm 1 \mathrm{~mA}\) Voltage \\
\hline \multicolumn{4}{|l|}{\begin{tabular}{l}
BURN－IN SCREENING OPTION \\
See text for details
\end{tabular}} \\
\hline Model & Package & Temperature Range & \[
\begin{gathered}
\text { Burn-In } \\
\text { Temp. }(160 h)^{(1)}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DAC710KH－BI \\
DAC711KH－BI
\end{tabular} & Hermetic Ceramıc Hermetic Ceramic & \[
\begin{aligned}
& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
& 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& 85^{\circ} \mathrm{C} \\
& 85^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTE（1）Or equivalent combination of tıme and temperature
PIN ASSIGNMENTS
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{2}{*}{Pin No．} & \multicolumn{2}{|c|}{Function} \\
\hline & DAC710 & DAC711 \\
\hline ， & Bit 1 （MSB） & Bit 1 （MSB） \\
\hline 2 & Bit 2 & Bit 2 \\
\hline 3 & Bit 3 & Bit 3 \\
\hline 4 & Bit 4 & Bit 4 \\
\hline 5 & Bit 5 & Bit 5 \\
\hline 6 & Bit 6 & Bit 6 \\
\hline 7 & Bit 7 & Bit 7 \\
\hline 8 & Bit 8 & Bit 8 \\
\hline 9 & Bit 9 & Bit 9 \\
\hline 10 & Bit 10 & Bit 10 \\
\hline 11 & Bit 11 & Bit 11 \\
\hline 12 & Bit 12 & Bit 12 \\
\hline 13 & Bit 13 & Bit 13 \\
\hline 14 & Bit 14 & Bit 14 \\
\hline 15 & Bit 15 & Bit 15 \\
\hline 16 & Bit 16 （LSB） & Bit 16 （LSB） \\
\hline 17 & Rfeedback & Vout \\
\hline 18 & \(V_{D D}\) & Vod \\
\hline 19 & \(-V_{c c}\) & － \(\mathrm{V}_{\mathrm{cc}}\) \\
\hline 20 & Common & Common \\
\hline 21 & lout & Summing Junction （Zero Adjust） \\
\hline 22 & Gaın Adjust & Gain Adjust \\
\hline 23 & ＋Vcc & \(+\mathrm{V}_{\text {cc }}\) \\
\hline 24 & ＋6 3V Ref Out & ＋63V Ref Out \\
\hline
\end{tabular}

MECHANICAL


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|}
\hline \multirow[b]{14}{*}{} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}

\section*{DISCUSSION OF SPECIFICATIONS}

\section*{DIGITAL INPUT CODES}

The DAC710/711KH accept complementary binary digital input codes in bipolar format. They may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I).

\section*{ACCURACY}

\section*{Linearity}

Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).

\section*{Differential Linearity}

For servomotor control applications, differential linearity error (DLE) is one of the most important performance measures of a D/A converter. DLE is the deviation from an ideal 1LSB change in the output when the input changes from one adjacent code to the next. A differential linearity error specification of \(+0.006 \%\) of FSR maximum means that an output step size can be between 1LSB and 3LSB (at 15 bits) when the input changes between adjacent codes. A DLE specification of \(-0.003 \%\) maximum ensures 15 -bit monotonicity.

\section*{Monotonicity}

When a \(\mathrm{D} / \mathrm{A}\) converter is monotonic, the analog output increases or remains the same for an increasing input digital code. For \(\pm 2048\) consecutive codes around bipolar zero, the DAC710KH and DAC711KH are monotonic to 15 bits over the entire specification temperature range.

\section*{DRIFT}

\section*{Gain Drift}

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts-permillion per degree centigrade ( \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ). Gain drift is established by (1) testing the end point difference for each \(\mathrm{D} / \mathrm{A}\) at \(\mathrm{t}_{\text {min }},+25^{\circ} \mathrm{C}\) and \(\mathrm{t}_{\text {max }}\) (2) calculating the gain error with respect to the \(+25^{\circ} \mathrm{C}\) value, and (3) dividing by the temperature change.

\section*{Zero Drift}

Zero drift is a measure of the change in the output with \(7 \mathrm{FFF}_{\mathrm{H}}\) (bipolar zero) applied to the digital inputs. This code corresponds to 0 V (DAC711KH) or 0 mA (DAC710KH) at the analog output. The maximum change in offset at \(t_{\text {min }}\) or \(t_{\text {max }}\) is referenced to the zero error at \(+25^{\circ} \mathrm{C}\) and is divided by the temperature change. This drift is expressed in parts-per-million of full-scale range per degree centigrade (ppm of FSR/ \({ }^{\circ} \mathrm{C}\) ).
TABLE I. Digital Input Codes.
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{2}{*}{Digital Input Codes} & \multicolumn{2}{|c|}{Analog Output} \\
\hline & Complementary Offset Binary (COB) & * Complementary Two's Complement (CTC) \\
\hline \(0^{0000}{ }_{H}\) & + Full Scale & -1LSB \\
\hline \(\mathrm{7FFF}_{\mathrm{H}}\) & Bipolar Zero & - Full Scale \\
\hline \(8000_{\mathrm{H}}\) & -1LSB & + Full Scale \\
\hline FFFF \(_{\text {H }}\) & - Full Scale & Bipolar Zero \\
\hline
\end{tabular}
*Invert the MSB of the COB code with an external inverter to obtain CTC code.

\section*{SETTLING TIME}

Settling time of the \(D / A\) is the total time required for the output to settle within an error band around its final value after a change in input. Refer to Figure 1 for typical values.

\section*{Voltage Output, DAC711KH}

Settling times are specified to \(\pm 0.003 \%\) of FSR for two input conditions: a full-scale range change of 20 V and a \(\pm 0.006 \%\) of FSR ( \(\pm 1\) LSB in 14 bits) change at the major carry, the point at which the worst-case setting time occurs.

\section*{Current Output, DAC710KH}

Settling times are specified to \(\pm 0.003 \%\) of FSR for a fullscale range change for two output load conditions: one for \(10 \Omega\) to \(100 \Omega\) and one for \(1000 \Omega\).

\section*{COMPLIANCE VOLTAGE}

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output while maintaining specified accuracy.

\section*{POWER SUPPLY SENSITIVITY}

Power supply sensitivity is a measure of the effect of a power supply change on the \(\mathrm{D} / \mathrm{A}\) converter output. It is defined as a percent of FSR per percent of change in either the positive supply \(\left(+\mathrm{V}_{\mathrm{cc}}\right)\), negative supply \(\left(-\mathrm{V}_{\mathrm{CC}}\right)\) or logic supply ( \(\mathrm{V}_{\mathrm{DD}}\) ) about the nominal power supply voltages (see Figure 2).

\section*{REFERENCE SUPPLY}

All models have an internal +6.3 V reference voltage derived from an on-chip buried-zener diode. This reference voltage, available at pin 24 , has a tolerance of \(\pm 5 \%\). A minimum of 1.5 mA is available for external loads. Gain and Zero adjustments should be made under constant load conditions.
If a varying load is to be driven by the reference supply, an external buffer amplifier is recommended to drive the load in order to isolate the bipolar offset (connected internally to the reference) from load variations.


FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.


FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

\section*{OPERATING INSTRUCTIONS} POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. The \(1 \mu \mathrm{~F}\) tantalum capacitors should be located close to the \(\mathrm{D} / \mathrm{A}\) converter.

\section*{EXTERNAL ZERO AND GAIN ADJUSTMENT}

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(3.9 \mathrm{M} \Omega\) and \(270 \mathrm{k} \Omega\) resistors ( \(\pm 20 \%\) carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in
place of the \(3.9 \mathrm{M} \Omega\) part. A \(0.001 \mu \mathrm{~F}\) to \(0.01 \mu \mathrm{~F}\) ceramic capacitor should be connected (even if GAIN ADJUST is not used) from GAIN ADJUST (pin 22) to COMMON to prevent noise pickup. Refer to Figure 4 for the relationship of zero and gain adjustments.

\section*{Zero Adjustment}

Apply the digital input code ( \(7 \mathrm{FFF}_{\mathrm{H}}\) ) that produces zero output voltage or current. See Table II for corresponding codes and the Connection Diagram for zero adjustment circuit connections. Zero calibration should be made before Gain calibration.

\section*{Gain Adjustment}

Apply the digital input code \(\left(0000_{\mathrm{H}}\right)\) that gives the maximum positive output voltage or current. Adjust the gain potentiometer for this positive full-scale voltage or current. See Table II for positive full-scale values and the Connection Diagram for gain adjustment circuit connections.


FIGURE 3. Equivalent Resistances.


FIGURE 4. Relationship of Zero and Gain Adjustments.

TABLE II. Digital Input and Analog Output Relationships.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{Digital Input Code} & \multicolumn{8}{|c|}{Analog Output} \\
\hline & \multicolumn{4}{|c|}{DAC710 Current Output} & \multicolumn{4}{|c|}{DAC711 Voltage Output} \\
\hline & 16-bit & 15-bit & 14-bit & Units & 16-bit & 15-bit & 14-bit & Units \\
\hline 1LSB & 0.031 & 0061 & 0.122 & \(\mu \mathrm{A}\) & 305 & 610 & 1224 & \(\mu \mathrm{V}\) \\
\hline \(0000_{H}\) & -099997 & -099994 & -0.99988 & mA & +9.99960 & +9.99939 & +9.99878 & v \\
\hline \({76 F F F_{H}}\) & 0.00000 & 000000 & 0.00000 & mA & 000000 & 000000 & 000000 & V \\
\hline \(\mathrm{FFFF}_{\mathrm{H}}\) & +100000 & +100000 & +1.00000 & mA & -10 0000 & -10 0000 & -10.0000 & V \\
\hline
\end{tabular}

\section*{INSTALLATION CONSIDERATIONS}

Due to the extremely high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a +10 V full-scale range, 1 LSB is \(153 \mu \mathrm{~V}\). With a load current of 5 mA , series wiring and connector resistance of only \(30 \mathrm{~m} \Omega\) will cause the output to be in error by ILSB. To understand what this means in terms of a system layout, the resistance of \#23 wire is about \(0.021 \Omega / \mathrm{ft}\). Ignoring contact resistance, less than six inches of wire will produce a 1LSB error in the analog output voltage!
In Figures 5, 6, and 7, lead and contact resistances are represented by \(\mathrm{R}_{1}\) through \(\mathrm{R}_{5}\). As long as the load resistance \(\left(R_{L}\right)\) is constant, \(R_{2}\) simply introduces a gain error and can be removed during initial calibration. \(R_{3}\) is part of \(\mathrm{R}_{\mathrm{L}}\), if the output voltage is sensed at COMMON (pin 20), and therefore introduces no error. If \(\mathrm{R}_{\mathrm{L}}\) is variable, then \(\mathrm{R}_{2}\) should be less than \(\mathrm{R}_{\mathrm{Lmin}} / 2^{16}\) to reduce voltage drops due to wiring to less than 1 LSB . For example, if \(R_{\mathrm{Lmin}}\) is \(5 \mathrm{k} \Omega\), then \(R_{2}\) should be less than \(0.08 \Omega\). \(\mathrm{R}_{\mathrm{L}}\) should be located as close as possible to the \(\mathrm{D} / \mathrm{A}\) converter for optimum performance. The effect of \(R_{4}\) is negligible.
In many applications it is impractical to sense the output voltage at pin 20 . Sensing the output voltage at the system ground point is permissible with the DAC710/711 because the \(\mathrm{D} / \mathrm{A}\) converter is designed to have a constant return current of approximatley 2 mA flowing from pin 20. The variation in this current is under \(20 \mu \mathrm{~A}\) (with changing input codes), therefore \(\mathrm{R}_{4}\) can be as large as \(3 \Omega\) without adversely affecting the linearity of the \(D / A\) converter. The voltage drop across \(R_{4}\left(R_{4} \times 2 m A\right)\) appears as a zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figures 5, 6, and 7.
Figures 6 and 7 show two methods of connecting the current output model (DAC710KH) with external precision output operational amplifiers. By sensing the output voltage at the load resistor (i.e., by connecting \(R_{F}\) to the output of \(A_{1}\) at \(R_{L}\) ), the effect of \(R_{1}\) and \(R_{2}\) is greatly reduced. \(R_{1}\) will cause a gain error but is independent of the value of \(R_{L}\) and can be eliminated by initial calibration adjustments. The effect of \(R_{2}\) is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain. If the output cannot be sensed at COMMON (pin 20), or the system ground point as mentioned above, then the differential output circuit shown in Figure 7 is recommended. In this circuit the output voltage is sensed at the load common and not at the D/A converter common as in the previous circuits. The value of \(R_{6}\) and \(R_{7}\)


FIGURE 5. Output Circuit for DAC711.


FIGURE 6. Preferred External Op Amp Configuration for DAC710.
must be adjusted for maximum common-mode rejection at \(R_{L}\). Note that if \(R_{3}\) is negligible, the circuit of Figure 7 can be reduced to the one shown in Figure 6. Again, the effect of \(R_{4}\) is negligible.


FIGURE 7. Differential Sensing Output Op Amp Configuration for DAC710.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation pickup is small loop area. If a signal lead and its return conductor are wired close together, they present a small flux-capture cross section for external fields.

\section*{APPLICATIONS}

\section*{DRIVING AN EXTERNAL OP AMP WITH CURRENT OUTPUT D/A'S}

DAC 710 KH is a current output device and will drive the summing junction of an op amp to produce an output voltage as shown in Figure 8. Use of the internal feedback resistor (pin 17) is required to obtain specified gain accuracy and low gain drift.
DAC 710 KH can be scaled for any desired voltage range with an external feedback resistor at the expense of increased drift with temperature. The resistors in the DAC 710 KH ratio track to \(\pm 1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) but their absolute TCR may be as high as \(\pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
An alternative method of scaling the output voltage of the \(D / A\) converter and preserving the low gain drift is shown in Figure 9.

\section*{OUTPUTS LARGER THAN 20 V RANGE}

For output voltage ranges larger than \(\pm 10 \mathrm{~V}\), a high voltage op amp may be employed with an external feedback resistor. Use an Iout value of \(\pm 1 \mathrm{~mA}\) to calculate the output voltage range (see Figure 10). Use protection diodes as shown when a high voltage op amp is used.


FIGURE 8. External Op Amp Using Internal Feedback Resistors (DAC710).


FIGURE 9. External Op Amp Using Internal and External Feedback Resistors to Maintain Low Gain Drift (DAC710).


FIGURE 10. External Op Amp Using External Feedback Resistors (DAC710).

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the entire DAC711 family of products. Burn-in duration is 160 hours at \(85^{\circ} \mathrm{C}\) (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\title{
Dual 16-Bit DIGITAL-TO-ANALOG CONVERTER
}

\section*{FEATURES}
- COMPLETE DUAL Vout DAC
- DOUBLE-BUFFERED INPUT REGISTER
- HIGH-SPEED DATA INPUT (Serial or Parallel)
- HIGH ACCURACY ( \(\pm 0.003\) \% Linearity Error)
- 14-BIT MONOTONICITY OVER TEMPERATURE
- PLASTIC AND CERAMIC PACKAGES
- CLear input to set zero output

\section*{DESCRIPTION}

The DAC725 is a dual 16-bit DAC, complete with internal reference and output op amps. The DAC725
is designed to interface to an 8-bit microprocessor bus. The hybrid construction minimizes the digital feedthrough typically associated with products that combine the digital bus interface circuitry with highaccuracy analog circuitry.
The 16-bit data word is loaded into either of the DACs in two 8 -bit bytes per 16 -bit word. The versatility of the control lines allow the data word to be directed to either DAC, in any order. The voltage-out DACs are dedicated to a bipolar output voltage of \(\pm 10 \mathrm{~V}\). The output is immediately set to 0 V when the Clear command is given. This feature, combined with the bus interfacing and complete DAC circuitry, makes the DAC725 ideal for automatic test equipment, power control, servo systems, and robotics applications.


SPECIFICATIONS

\section*{ELECTRICAL}

At \(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{C C}= \pm 15 \mathrm{~V}, \mathrm{~V}_{D D}=+5 \mathrm{~V}\), and after a 10-mınute warm-up unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline MODEL & \multicolumn{3}{|c|}{DAC725JP, AH} & \multicolumn{3}{|c|}{DAC725KP, BH} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{8}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
DIGITAL INPUT \\
Resolution Bipolar Input Code Logic Levels \({ }^{(1)} \mathrm{V}_{\mathrm{IH}}\) \(V_{\text {IL }}\) \(\mathrm{I}_{\mathrm{IH}}\left(\mathrm{V}_{1}=+27 \mathrm{~V}\right)\) \\
\(\mathrm{I}_{\text {IL }}\left(\mathrm{V}_{1}=+04 \mathrm{~V}\right)\)
\end{tabular} & \[
\begin{array}{r}
\mathrm{Bır} \\
+20 \\
-10
\end{array}
\] & wos Comp & \[
\begin{aligned}
& 16 \\
& \text { lent } \\
& +55 \\
& +08 \\
& 1 \\
& 1
\end{aligned}
\] & * & * &  & \[
\begin{gathered}
\text { Bits } \\
\mathrm{V} \\
\mathrm{~V} \\
\mu \mathrm{~A} \\
\mu \mathrm{~A}
\end{gathered}
\] \\
\hline \multicolumn{8}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Linearity Error Differential Linearity Error \({ }^{(3)}\) at Bipolar Zero \({ }^{(4)}\) \\
Gaın Error \({ }^{(5)}\) \\
Bipolar Zero Error \({ }^{(5)}\) \\
Monotonicity Over Temperature Range \\
Power Supply Sensitivity \(\pm \mathrm{V}_{\mathrm{cc}}\) \(V_{D D}\)
\end{tabular} & 13 & \[
\begin{gathered}
\pm 0003 \\
\pm 00045 \\
\\
\pm 007 \\
\pm 005 \\
\\
\pm 00015 \\
\pm 00001
\end{gathered}
\] & \[
\begin{gathered}
\pm 0006 \\
\pm 0012 \\
\pm 02 \\
\pm 01 \\
\pm 0006 \\
\pm 0001
\end{gathered}
\] & 14 & \[
\begin{gathered}
\pm 00015 \\
\pm 0003 \\
\pm 0003 \\
* \\
* \\
\\
\quad * \\
*
\end{gathered}
\] & \[
\begin{gathered}
\pm 0003 \\
\pm 0006 \\
\pm 0006 \\
\pm 015 \\
\quad * \\
\quad * \\
\quad *
\end{gathered}
\] & \begin{tabular}{l}
\(\%\) of \(\mathrm{FSR}^{(2)}\) \\
\(\%\) of FSR \\
\(\%\) of FSR \% \\
\(\%\) of FSR \\
Bits \\
\(\%\) of FSR/\%V \(\mathrm{V}_{\mathrm{cc}}\) \\
\(\%\) of FSR/ \(\% V_{D D}\)
\end{tabular} \\
\hline \begin{tabular}{l}
DRIFT (Over Spec Temp Range) \\
Gaın Drift \\
DAC725JP, KP \\
DAC725AH, BH \\
Bipolar Zero Drift \\
DAC725JP, KP \\
DAC725AH, BH \\
Differential Linearity Error Over Temp \({ }^{(3)}\) \\
Linearity Error Over Temp \({ }^{(3)}\)
\end{tabular} & & \[
\begin{aligned}
& \pm 10 \\
& \pm 10 \\
& \pm 5 \\
& \pm 5
\end{aligned}
\] & \[
\begin{gathered}
\pm 25 \\
\pm 15 \\
\pm 0012 \\
\pm 0012
\end{gathered}
\] & &  & \[
\begin{gathered}
\pm 15 \\
\\
\pm 10 \\
+0009 \\
-0006 \\
\pm 0006 \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
ppm \(/{ }^{\circ} \mathrm{C}\) \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \% of FSR \(\%\) of FSR \% of FSR
\end{tabular} \\
\hline \begin{tabular}{l}
SETTLING TIME (to \(\pm 0003 \%\) of FSR) \({ }^{(6)}\) \\
20V Step ( \(2 \mathrm{k} \Omega\) load) \\
1LSB Step at Worst-Case Code \({ }^{(7)}\) \\
Slew Rate
\end{tabular} & & 4
25
10 & & & * & \[
\begin{aligned}
& 8 \\
& 4
\end{aligned}
\] & \begin{tabular}{l}
\(\mu \mathrm{s}\) \\
\(\mu \mathrm{s}\) \\
\(\mathrm{V} / \mu \mathrm{s}\)
\end{tabular} \\
\hline \multicolumn{8}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
Output Voltage Range \({ }^{(8)}\) \\
Output Current \\
Output Impedance \\
Short Circuit to Common Duration
\end{tabular} & \[
\begin{gathered}
\pm 10 \\
\pm 5
\end{gathered}
\] & 015 Indefinite & & * & * & & V mA \(\Omega\) \\
\hline \multicolumn{8}{|l|}{POWER SUPPLY REQUIREMENTS} \\
\hline \begin{tabular}{ll} 
Voltage & \(+V_{c c}\) \\
& \(-V_{c c}\) \\
\(V_{D D}\) & \\
Current (No load, \(\pm 15 \mathrm{~V}\) supplies) & \(+V_{c c}\) \\
& \(-V_{c c}\) \\
& \(V_{D D}\) \\
Power Dissipation ( \(\pm 15 \mathrm{~V}\) supplies)
\end{tabular} & +114
-114
+45 & \[
\begin{gathered}
+15 \\
-15 \\
+5 \\
+29 \\
-35 \\
+6 \\
920
\end{gathered}
\] & \[
\begin{aligned}
& +165 \\
& -165 \\
& +55 \\
& +35 \\
& -40 \\
& +10 \\
& 1175
\end{aligned}
\] & * & * \({ }_{*}^{*}\) & \(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\) & \[
\begin{gathered}
V \\
V \\
V \\
\mathrm{~mA} \\
\mathrm{~mA} \\
\mathrm{~mA} \\
\mathrm{~mW}
\end{gathered}
\] \\
\hline \multicolumn{8}{|l|}{TEMPERATURE RANGE} \\
\hline Specification DAC725JP, KP DAC725AH, BH Storage & \[
\begin{gathered}
0 \\
-25 \\
-60
\end{gathered}
\] & & \[
\begin{gathered}
+70 \\
+85 \\
+150
\end{gathered}
\] & * & & * & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
*Specification same as DAC725JP/AH except where listed separately
NOTES (1) Digital inputs are TTL, LSTTL, \(54 / 74 \mathrm{C}, 54 / 74 \mathrm{HC}\) and \(54 / 74 \mathrm{HTC}\) compatible over the specification temperature range (2) FSR means Full-Scale Range For example, for \(\pm 10 \mathrm{~V}\) output, \(\mathrm{FSR}=20 \mathrm{~V}\) (3) \(\pm 00015 \%\) of FSR is equal to 1 LSB in 16 -bit resolution \(\pm 0003 \%\) of FSR is equal to 1 LSB in 15-bit resolution \(\pm 0006 \%\) of FSR is equal to 1 LSB in 14 -bit resolution (4) Error at input code \(0000_{\mathrm{H}}\) (BTC) (5) Adjustable to zero with external trim potentiometer Adjusting the gain potentiometer rotates the transfer function around the bipolar zero point (6) Maximum represents the \(3 \sigma\) limit Not tested for this parameter (7) The bipolar worst-case code change is FFFF \(_{H}\) to \(0000_{H}\) (BTC) (8) Mınımum supply voltage for \(\pm 10 \mathrm{~V}\) output swing is approximately \(\pm 13 \mathrm{~V}\) Output swing for \(\pm 12 \mathrm{~V}\) supplies is at least \(\pm 9 \mathrm{~V}\)

MECHANICAL


CONNECTION DIAGRAM


\section*{ABSOLUTE MAXIMUM RATINGS}


\section*{ORDERING INFORMATION}
\begin{tabular}{|c|c|c|}
\hline Model & Package & Temperature Range \\
\hline DAC725JP & Plastic DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline DAC725KP & Plastic DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline DAC725AH & Ceramic & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline DAC725BH & Ceramic & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline \multicolumn{3}{|l|}{BURN-IN SCREENING OPTION See text for details} \\
\hline Model & Package & Burn-In Temp.
\[
(160 h)^{(1)}
\] \\
\hline DAC725JP-BI & Plastıc DIP & \(+70^{\circ} \mathrm{C}\) \\
\hline DAC725KP-BI & Plastic DIP & \(+70^{\circ} \mathrm{C}\) \\
\hline DAC725AH-BI & Ceramic & \(+85^{\circ} \mathrm{C}\) \\
\hline DAC725BH-BI & Ceramic & \(+85^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE. (1) Or equivalent combınation See text

\section*{DISCUSSION OF SPECIFICATIONS}

\section*{DIGITAL INPUT CODES}

The DAC725 accepts positive-true binary twos complement input code, as shown in Table I. The data is loaded into either DAC, 8 bits at a time. The data may also be clocked into the device in a serial format.

TABLE I. Digital Input Codes.
\begin{tabular}{|c|c|}
\hline \multirow{3}{*}{ Digital Input Codes } & Analog Output \\
\cline { 2 - 2 } & \begin{tabular}{c} 
Binary Twos Complement \\
(Bipolar Operation, All Models)
\end{tabular} \\
\hline \(7 \mathrm{FFF}_{\mathrm{H}}\) & + Full Scale \\
\(0000_{\mathrm{H}}\) & Zero \\
\(\mathrm{FFFF}_{\mathrm{H}}\) & -1 LSB \\
\(8000_{\mathrm{H}}\) & - Full Scale \\
\hline
\end{tabular}

\section*{ACCURACY}

\section*{Linearity}

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (minus fullscale point and plus full-scale point).

\section*{Differential Linearity Error}

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal 1LSB change in the output when the input changes from one adjacent code to the next. A differential linearity error specification of \(\pm 1 / 2\) LSB means that the output step size can be between \(1 / 2\) LSB and \(3 / 2\) LSB when the input changes between adjacent codes. A negative DLE specification of - 1LSB maximum ( \(-0.006 \%\) for 14 -bit resolution) insures monotonicity.

\section*{Monotonicity}

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC725 is specified to be monotonic to 14 bits over the entire specification range.

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for both the plastic and ceramic packaged DAC725. Burn-in duration is 160 hours at the temperatures listed below, or at an equivalent combination of time and temperature according to the Arrhenius equation using 1 eV activation energy.
\[
\begin{aligned}
& \text { Plastic "-BI"models: }+70^{\circ} \mathrm{C} \\
& \text { Ceramic "-BI" models: }+85^{\circ} \mathrm{C}
\end{aligned}
\] specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{DRIFT}

\section*{Gain Drift}

Gain drift is a measure of the change in the full-scale range output over temperature expressed in parts per million per degree centigrade ( \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ). Gain drift is established by:
(1) testing the end point differences at \(t_{\text {MIN }},+25^{\circ} \mathrm{C}\) and \(\mathrm{t}_{\mathrm{MAX}}\),
(2) calculating the gain error with respect to the \(+25^{\circ} \mathrm{C}\) value, and
(3) dividing by the temperature change.

The DAC725 is specified for Maximum Gain and Offset values at temperature. This tells the system designer the maximum that can be expected over temperature, regardless of room temperature values.

\section*{Zero Drift}

Zero drift is a measure of change in the output with \(0000_{\mathrm{H}}\) applied to the \(\mathrm{D} / \mathrm{A}\) converter inputs over the specified temperature range. This code corresponds to zero volts analog output.
The maximum change in offset at \(t_{\text {MIN }}\) or \(t_{\text {MAX }}\) is referenced to the zero error at \(+25^{\circ} \mathrm{C}\) and is divided by the temperature change. This drift is expressed in FSR \(/{ }^{\circ} \mathrm{C}\).

\section*{SETTLING TIME}

Settling time of the \(\mathrm{D} / \mathrm{A}\) is the total time required for the analog output to settle within an error band around its


FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.
final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.
Settling times are specified to \(\pm 0.003 \%\) of FSR ( \(\pm 1 / 2\) LSB for 14 bits) for two input conditions: a full-scale range change of \(20 \mathrm{~V}( \pm 10 \mathrm{~V})\), and a 1LSB change at the "major carry," the point at which the worst-case settling time occurs. This is the worst-case point since all of the input bits change when going from one code to the next.

\section*{POWER SUPPLY SENSITIVITY}

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the \(\mathrm{D} / \mathrm{A}\) converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply \(\left(+\mathrm{V}_{\mathrm{CC}}\right)\), negative supply ( \(-\mathrm{V}_{\mathrm{CC}}\) ) or logic supply ( \(\mathrm{V}_{\mathrm{DD}}\) ) about the nominal power supply voltages (see Figure 2). It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.

\section*{OPERATING INSTRUCTIONS} POWER SUPPLY CONNECTIONS
For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. \(1 \mu \mathrm{~F}\) to \(10 \mu \mathrm{~F}\) tantalum capacitors should be located close to the \(\mathrm{D} / \mathrm{A}\) converter.

\section*{EXTERNAL ZERO AND GAIN ADJUSTMENT}

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(3.9 \mathrm{M} \Omega\) and \(270 \mathrm{k} \Omega\) resistors ( \(\pm 20 \%\) carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not


FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.
convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 3, may be substituted in place of the \(3.9 \mathrm{M} \Omega\) resistor. A \(0.001 \mu \mathrm{~F}\) to \(0.01 \mu \mathrm{~F}\) lowleakage film capacitor should be connected from Gain Adjust to Analog Common to prevent noise pickup. Refer to Figure 4 for relationship of Offset and Gain adjustments.


FIGURE 3. Equivalent Resistances.


FIGURE 4. Relationship of Zero and Gain Adjustments for the DAC725.

\section*{Zero Adjustment}

By loading the code \(0000_{\mathrm{H}}\) ，the DAC will force zero volts．Offset is adjusted by using the circuit of Figure 5. An alternate method would be to use the \(\overline{\mathrm{CLR}}\) control to set the DAC to zero volts．Zero calibration should be made before gain calibration．

\section*{Gain Adjustment}

To adjust the gain of the DAC725，set the DAC to \(7 \mathrm{FFF}_{\mathrm{H}}\) for both DACs．Adjust the gain of each DAC to obtain the full scale voltage of +9.99969 V as shown in Table II．

TABLE II．Digital Input and Analog Output Voltages．
\begin{tabular}{|l|c|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{l} 
Digital \\
Input \\
Code
\end{tabular}} & \multicolumn{3}{|c|}{ Bipolar，\(\pm 10 \mathrm{~V}\)} & \multirow{2}{*}{} \\
\cline { 2 - 4 } & \(\mathbf{1 6}\) Bits & \(\mathbf{1 5}\) Bits & \(\mathbf{1 4}\) Bits & Units \\
\hline One LSB & 305 & 610 & 1224 & \(\mu \mathrm{~V}\) \\
\(7 F F F_{H}\) & +999969 & +999939 & +999878 & V \\
\(8000_{H}\) & -100000 & -100000 & -100000 & V \\
\hline
\end{tabular}

\section*{INTERFACE LOGIC AND TIMING}

The control logic functions are chip select（ \(\overline{\mathrm{CS}}[\mathrm{A}]\) or \(\overline{\mathrm{CS}}[\mathrm{B}]\) ），write（ \(\overline{\mathrm{WR}}[\mathrm{A}]\) or \(\overline{\mathrm{WR}}[\mathrm{B}]\) ），latch enable（ \(\overline{\mathrm{A}_{0}}, \overline{\mathrm{~A}_{1}}\) ， \(\overline{\mathrm{A}_{2}}\) ），and clear（ \(\overline{\mathrm{CLR}}\) ）．These pins provide the control functions for the microprocessor interface．There is a write and a chip select for both DAC A and for DAC B channels．This allows the 8 －bit data word to be latched
from the data bus to the input latch or from the input latch to the DAC latch，of DAC A，DAC B，or both．
The latch enable lines control which latch is being loaded．Line \(\overline{A_{1}}\) in combination with \(\overline{W R}\) and \(\overline{\mathrm{CS}}\) enables the high byte of the DAC channel to be latched through the byte latch．The \(\bar{A}_{0}\) line in conjunction with the \(\overline{\mathrm{WR}}\) and \(\overline{\mathrm{CS}}\) ，latches the data for the low byte．When \(\overline{\mathrm{A}_{2}}, \overline{\mathrm{CS}}\) ， \(\overline{\mathrm{WR}}\) are low at the same time，the data is latched through the D／A latch and the DAC changes output voltage． Each latch may be made transparent by maintaining its enable signal at logic＂ 0 ＂．
The serial data mode is activated when both the \(\overline{A_{0}}\) and \(\bar{A}_{1}\) are at logic low simultaneously．The data（MSB first） is clocked in to pin 13 with clock pulses on the \(\overline{W R}\) pin． The data is then latched through to the DAC as a complete 16 －bit word selected by \(\overline{\mathrm{A}_{2}}\) ．

TABLE III．Truth Table of Data Transfers．
\begin{tabular}{|c|c|c|c|c|l|}
\hline\(\overline{\mathbf{A}_{0}}\) & \(\overline{\mathbf{A}_{1}}\) & \(\overline{\mathbf{A}_{\mathbf{2}}}\) & \(\overline{\mathbf{W R}}(\mathbf{A})\) & \(\overline{\mathbf{C S}}(\mathbf{A})\) & \\
\hline 1 & 1 & 0 & 0 & 0 & DAC latch enabled，Channel A \\
1 & 0 & 1 & 0 & 0 & Input latch high byte enabled，Channel A \\
1 & 0 & 0 & 0 & 0 & High byte flows through to DAC，Channel A \\
0 & 1 & 1 & 0 & 0 & Low byte latched from data bus，Channel A \\
0 & 1 & 0 & 0 & 0 & Low byte flows through to DAC，Channel A \\
0 & 0 & 1 & 1 & 1 & Serial input mode for byte latches \\
X & X & X & 1 & 0 & No data is latched \\
X & X & X & 0 & 1 & No data is latched \\
\hline \multicolumn{6}{|c|}{＂ \(\mathbf{1 "}\) or＂0＂indıcates TTL Logic Level Channel A shown } \\
\hline
\end{tabular}


FIGURE 5．Connections for Gain and Offset Adjust．

The \(\overline{\mathrm{CLR}}\) line resets both input latches to all zeros and sets the DAC latch to \(0000_{\mathrm{H}}\). This is the binary code that gives a null, or zero, at the output of the DAC.
The maximum clock rate of the latches is 10 MHz . The minimum time between the write ( \(\overline{\mathrm{WR}}\) ) pulses for successive enables is 20 ns . In the serial input mode, the maximum rate at which data can be clocked into the input shift register is 10 MHz . The timing of the control signals is given in Figure 6.

\section*{INSTALLATION CONSIDERATIONS}

Because of the extremely high accuracy of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a +10 V full-scale range, 1LSB is \(153 \mu \mathrm{~V}\). With a load current of 5 mA , series wiring and connector resistance of only \(30 \mathrm{~m} \Omega\) will cause the output to be in error by lLSB. To understand what this means in terms of a system layout, the resistance of typical 1 ounce copper-clad printed circuit board material is approximately \(1 / 2 \mathrm{~m} \Omega\) per square. In the example above, a 10 milliinch-wide conductor 60 milliinches long would cause a 1LSB error in \(\mathrm{R}_{2}\) and \(\mathrm{R}_{3}\) of Figure 7.
In Figure 7, lead and contact resistances are represented as \(R_{2}\) through \(R_{6}\). As long as the load resistance \(\left(R_{L}\right)\) remains constant, the resistances \(R_{2}\) and \(R_{3}\) will appear


FIGURE 6. Logic Timing Diagram.
as gain errors when the output is sensed across the load. If the output is sensed at the DAC725 output terminal and the system analog common, \(\mathrm{R}_{2}\) and \(\mathrm{R}_{3}\) appear in series with \(R_{L}\). \(R_{4}\) has a current through it that varies by only \(1 \%\) of the nominal 2 mA current for all code


FIGURE 7. System Wiring Example.
combinations. This IR drop causes an offset error, and is calibrated out as an offset error.
The current through the digital common varies directly with the digital code that is loaded into the DAC. The current is not the same for each code. If this IR drop is allowed to modulate the analog common, there may be code-dependent errors in the analog output.
The IR drop across \(\mathrm{R}_{6}\) may cause accuracy problems if the analog commons of several circuits are "daisey chained" along the power supply analog common. All analog sense lines should be referenced to the system analog common.

\section*{APPLICATIONS}

\section*{WAVEFORM GENERATION}

The DAC725 has attributes that make it ideal for very low distortion waveform synthesis. Due to special design techniques, the feedthrough energy is much lower than that found in other D/A converters available today. In
addition to the low feedthrough glitch energy, the input logic will operate with data rates of 10 MHz . This makes the DAC725 ideal for waveform synthesis.

\section*{PROGRAMMABLE POWER SUPPLIES}

The DAC725 is an excellent choice for programmable power supply applications. The DAC outputs may be programmed to track or oppose each other. If the load is floating, and can be driven differentially, the dynamic range will be 17 bits, because the full-scale range doubles for the same sized LSB. The clear line ( \(\overline{\mathrm{CLR}}\) ) sets both DAC outputs to zero, and would be used at power-up to bring the system up in a safe state. The \(\overline{\mathrm{CLR}}\) line could also be used if an over-power state is sensed.

\section*{ISOLATION}

The DAC725 has the ability to accept serial input data, which means that only six optoisolators are needed for two DACs. The data is clocked into the input latch using the \(\overline{W R}\) pin. The 16-bit data word is latched into the DAC selected by \(\overline{\mathrm{A}_{2}}\). When \(\overline{\mathrm{A}_{1}}\) and \(\overline{\mathrm{A}_{1}}\) are simultaneously low, the serial mode is enabled.

\section*{Ultra-High Resolution 18-BIT DIGITAL-TO-ANALOG CONVERTER}

\section*{FEATURES}
- 16-bit linearity guaranteed (K grade)
- USER ADJUSTABLE TO 18-BIT LINEARITY
- PRECISION INTERNAL REFERENCE
- FAST SETTLING, LOW NOISE INTERNAL OP AMP
- LOW DRIFT
- HERMETIC 40-PIN CERAMIC PACKAGE
- lout OR Vout OPERATION

\section*{DESCRIPTION}

The DAC729 sets the standard in very high accuracy digital-to-analog conversion. It is supplied from the factory at a guaranteed linearity of 16 bits, and is useradjustable to 18 -bit linearity (1LSB \(=\) FSR / 262144).
To attain this high level of accuracy, the design takes advantage of Burr-Brown's thin-film monolithic DAC process, dielectric op amp process, hybrid capabilities, and advanced test and laser-trim techniques.
The DAC729 hybrid layout is specifically partitioned to minimize the effects of external load-currentinduced thermal errors. The op amp design consists of a fast settling precision op amp with a current buffer within the feedback loop. This buffer isolates the load from the precision op amp, which results in a fast settling ( \(8 \mu \mathrm{~s}\) to 16 bits) output. The standard 40-pin package offers full hermeticity, contributing to the excellent reliability of the DAC729.


\section*{SPECIFICATIONS}

\section*{ELECTRICAL}
\(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}\), using internal reference op amp, unless otherwise noted \(\mathrm{COB}= \pm 10 \mathrm{~V} F \mathrm{FSR}, \mathrm{CSB}=0 \mathrm{~V}\) to +10 V FSR, 30 minute warm-up.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{DAC729JH} & \multicolumn{3}{|c|}{DAC729KH} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{8}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
DIGITAL INPUT \\
Resolution Digital Inputs \({ }^{(1):} \begin{aligned} & V_{I H} \\ & \\ & V_{I L} \\ & I_{I H}, V_{I N}=+2.7 \mathrm{~V} \\ & I_{\mathrm{IL}}, V_{I N}=+04 \mathrm{~V}\end{aligned}\)
\end{tabular} & +24
0 & 18 & \[
\begin{aligned}
& +V_{L} \\
& +08 \\
& +50 \\
& +300
\end{aligned}
\] & * & * & * & \begin{tabular}{l}
Bits \\
V \\
V \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \multicolumn{8}{|l|}{TRANSFER CHARACTERISTICS \({ }^{(2)}\)} \\
\hline \begin{tabular}{l}
ACCURACY \\
Linearity Error \({ }^{(3)}\) \\
Differential Linearity Error \\
Gain Error \({ }^{(5)}\) \\
Offset Error \({ }^{(5)}\) Voltage, \(\mathrm{COB}^{(6)}\)
\[
\operatorname{csB}^{(6)}
\] \\
Current, COB \\
CSB \\
\(\begin{aligned} \text { Power Supply Sensitivity, Unıpolar } & \pm 15 \mathrm{VDC} \\ & +5 \mathrm{VDC}\end{aligned}\) \\
Bipolar Offset. \(\pm 15 \mathrm{VDC}\) \\
+5VDC \\
Bipolar Gaın \(\pm 15 \mathrm{VDC}\) \\
+5VDC \\
Output Noise ( 10 Hz to 100 kHz ), Voltage Bıpolar Offset Bipolar Gain \\
Current Bipolar Offset Bipolar Gaın \\
Monotonicity \(\left(0^{\circ} \mathrm{C}\right.\) to \(\left.+70^{\circ} \mathrm{C}\right)\) \\
Differential Linearity Adjustment Resolution \({ }^{(7)}\)
\end{tabular} & 15 & \[
\begin{gathered}
\pm 005 \\
\pm 5 \\
\pm 3 \\
\\
\pm 00001 \\
\pm 00001 \\
\pm 00004 \\
\pm 00001 \\
\pm 00005 \\
\pm 00001 \\
29 \\
37 \\
29 \\
3.0 \\
16 \\
18
\end{gathered}
\] & \[
\begin{gathered}
\pm 00015 \\
\pm 0003 \\
\pm 010 \\
\pm 10 \\
\pm 5 \\
\pm 5 \\
\pm 1 \\
\pm 00005 \\
\pm 00005 \\
\pm 00015 \\
\pm 0.0005 \\
\pm 00015 \\
\pm 00005
\end{gathered}
\] & 16 &  & \[
\begin{gathered}
\pm 000076 \\
\pm 00015 \\
* \\
* \\
* \\
* \\
* \\
* \\
* \\
* \\
* \\
*
\end{gathered}
\] & ```
% of FSR}\mp@subsup{}{(4)}{
    % of FSR
        %
        mV
        mV
        \muA
        \muA
% of FSR/%V
% of FSR/%V
% of FSR/%VS
% of FSR/%VS
% of FSR/%VS
% of FSR/%V
    \muVrms
    \muVrms
    nArms
    nArms
        Bits
        Bits
``` \\
\hline \begin{tabular}{l}
DRIFT (Over Specification Temperature Range) \\
Gaın Drift (Excluding Reference Drift) \\
Offset Drift (Excluding Reference Drift) COB (Bipolar) CSB (Unipolar) \\
Linearity Error (at \(0^{\circ} \mathrm{C}\) and \(+70^{\circ} \mathrm{C}\) ) \\
Differential Linearity Error (at \(0^{\circ} \mathrm{C}\) and \(+70^{\circ} \mathrm{C}\) )
\end{tabular} & & \[
\begin{gathered}
\pm 3 \\
\pm 2 \\
\pm 2 \\
\pm 0.3 \\
\pm 0.5 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 5 \\
\pm 5 \\
\pm 3 \\
\pm 10 \\
\pm 20 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
* \\
* \\
* \\
\pm 03 \\
\pm 05
\end{gathered}
\] & \[
\begin{gathered}
* \\
* \\
* \\
\pm 05 \\
\pm 10
\end{gathered}
\] & \begin{tabular}{l}
ppm \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ}{ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
STABILITY, LONG TERM (at \(+25^{\circ} \mathrm{C}\) ) \\
Gain (Exclusive of Reference) \\
Offset: COB (Exclusive of Reference)
CSB \\
Linearity \\
Reference
\end{tabular} & & \(\pm 5\)
\(\pm 5\)
\(\pm 5\)
\(\pm 2\)
\(\pm 5\) & & & \(\pm 5\)
\(\pm 5\)
\(\pm 5\)
\(\pm 2\)
\(\pm 5\) & & ppm/1000hr ppm of FSR/1000hr ppm of FSR/1000hr ppm of FSR/1000hr ppm/1000hr \\
\hline \multicolumn{8}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
VOLTAGE OUTPUT MODE \\
Ranges COB \\
CSB \\
Output Current \\
Output Impedance \\
Short Cırcuit Duratıon
\end{tabular} & \begin{tabular}{l}
\[
\pm 5
\] \\
Ind
\end{tabular} & \[
\begin{gathered}
2.5, \pm 5, \pm \\
+10,0 \text { to } \\
015
\end{gathered}
\]
nite to Co & & 1 &  & & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~mA} \\
& \Omega
\end{aligned}
\] \\
\hline \begin{tabular}{l}
CURRENT OUTPUT MODE \\
COB Ranges \\
Output Impedance \\
CSB Ranges \\
Output Impedance \\
Output Current Tolerance \\
Compliance Voltage
\end{tabular} & & \[
\begin{gathered}
\pm 10 \\
286 \\
0 \text { to }-2 \\
4.0 \\
-1 \text { to }+5
\end{gathered}
\] & \(\pm 01\) & &  & * & \(m A\)
\(\mathrm{k} \Omega\)
mA
\(\mathrm{k} \Omega\)
\(\%\) of FSR
V \\
\hline SETTLING TIME (TO \(\pm 000076 \%\) of FSR) \({ }^{(9)}\)
Voltage (Load \(=2 \mathrm{k} \Omega \| 100 \mathrm{pF})\)


Full-Scale Step
Slew Rate (Major Carry) \({ }^{(10)}\)
Switching Transient Peak
Switching Transient Energy
Current Full-Scale Step ( \(2 \mathrm{~mA} \times 10 \Omega \| 1 \mathrm{pF}\) ) & & \[
\begin{gathered}
5 \\
4 \\
20 \\
500 \\
0.45 \\
300
\end{gathered}
\] & 8
7 & &  & * & \[
\begin{gathered}
\mu \mathrm{s} \\
\mu \mathrm{~s} \\
\mathrm{~V} / \mu \mathrm{s} \\
\mathrm{mV} \\
\mathrm{~V}-\mu \mathrm{s} \\
\mathrm{~ns}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
REFERENCE \\
Output (pin 32): Voltage \\
Source Current \({ }^{(11)}\) \\
Temperature Coefficient Short-Circuit Duration \\
Power Supply Sensitivity
\end{tabular} & \[
\begin{array}{r}
+9.990 \\
\text { Ind }
\end{array}
\] & \[
\begin{gathered}
+10.000 \\
\pm 2 \\
\text { inite to Co } \\
0.00025
\end{gathered}
\] & \[
\begin{gathered}
+10.010 \\
+40 \\
\pm 4 \\
\text { mon } \\
0.003 \\
\hline
\end{gathered}
\] & * &  &  & \begin{tabular}{l}
V \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\%/V
\end{tabular} \\
\hline
\end{tabular}

ELECTRICAL (CONT)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{DAC729JH} & \multicolumn{3}{|c|}{DAC729KH} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{8}{|l|}{POWER SUPPLY REQUIREMENTS} \\
\hline Voltage \(+\mathrm{V}_{\text {cc }}\) & +135 & +15 & +165 & * & * & * & v \\
\hline \(-\mathrm{V}_{\text {cc }}\) & -165 & -15 & -135 & * & * & * & V \\
\hline \(V_{\text {DD }}\) & +475 & +5 & +525 & * & * & * & V \\
\hline Current \(+\mathrm{V}_{\text {cc }}\) & & +30 & +40 & & * & * & mA \\
\hline \(-V_{c c}\) & & -45 & -60 & & * & * & mA \\
\hline \(\mathrm{V}_{\text {DD }}\) & & +18 & +25 & & * & * & mA \\
\hline Power Dissipation (Rated Supplies) & & 122 & 163 & & * & * & W \\
\hline \multicolumn{8}{|l|}{ENVIRONMENTAL SPECIFICATIONS} \\
\hline Temperature Range \(\begin{aligned} & \text { Specification } \\ & \text { Storage }\end{aligned}\) & \[
\begin{gathered}
0 \\
-60
\end{gathered}
\] & & \[
\begin{gathered}
+70 \\
+150
\end{gathered}
\] & * & & * & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
*Specification same as DAC729JH
NOTES (1) TTL and CMOS compatible (2) Specified for Vout mode using the internal op amp (3) \(\pm 000076 \%\) of full-scale range is \(1 / 2\) LSB for 16 -bit resolution (4) FSR means full-scale range, 20 V for \(\pm 10 \mathrm{~V}\) range, etc (5) Adjustable to zero error with an external potentiometer (6) COB is complementary offset binary (bipolar), CSB is complementary straight binary (unipolar) (7) Using the MSB adjustment circuit, the user may improve the DAC linearity to \(1 / 2 L S B\) of this specification (8) With gain and offset errors adjusted to zero at \(25^{\circ} \mathrm{C}\) (9) Maximum represents 3 sigma limit, not \(100 \%\) production tested (10) At the major carry, 20000 to 1FFFF Hex and from 1FFFF to 20000 Hex (11) Maximum with no degradation in specifications External loads must be constant

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{14}{*}{\begin{tabular}{l}
Vod to Common .............................................. OV to +7 V \\
\(+V_{c c}\) to Common......................................... ov to +18 V \\
- \(\mathrm{V}_{\mathrm{cc}}\) to Common....................................... OV to -18 V \\
Digital Data Inputs (pıns 1-18) to Common .............. -05 V to \(\mathrm{V}_{\mathrm{DD}}\) \\
Reference Voltage In (Pin 31) ........................... +9 V to +11 V \\
Reference Out (pin 32) to Common .... Indefinite Short to Common \\
External Voltage Applied to D/A Output (pın 29) ........ -5V to +5V \\
External Voltage Applied to Feedback Resistors \\
(pins 25, 26, 27, 28) ............................... -15 V to +15 V \\
\(V_{\text {оut }}(\) pin 23) \(\ldots \ldots \ldots\)..................... Indefinite Short to Common \\
Power Dissipation.......................... . . ................. 3000 mW \\
 \\
Lead Temperature, Soldering ............ .............. \(+300^{\circ} \mathrm{C}\), 10 s \\
CAUTION These devices are sensitive to electrostatic discharge Appropriate IC handling procedures should be followed Stresses above those listed under "Absolute Maxımum Ratıngs" may cause permanent damage to the device Exposure to absolute maximum conditions for extended periods may affect device reliability
\end{tabular}}} \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline
\end{tabular}

\section*{PIN CONNECTIONS}
\begin{tabular}{|c|c|c|c|}
\hline (MSB) Bit 1 & 1 & 40 & \(V_{\text {Pot }}\) \\
\hline Bit 2 & 2 & 39 & Bit 1 Adjust \\
\hline Bit 3 & 3 & 38 & Bit 2 Adjust \\
\hline Bit 4 & 4 & 37 & Bit 3 Adjust \\
\hline Bit 5 & 5 & 36 & Bit 4 Adjust \\
\hline Bit 6 & 6 & 35 & Reference Adjust \\
\hline Bit 7 & 7 & 34 & Gain Adjust \\
\hline Bit 8 & 8 & 33 & Reference Common \\
\hline Bit 9 & 9 & 32 & Reference Out \\
\hline Bit 10 & 10 & 31 & Reference in \\
\hline Bit 11 & 11 & 30 & Analog Common \\
\hline Bit 12 & 12 & 29 & lout \\
\hline Bit 13 & 13 & 28 & 5k Feedback \\
\hline Bit 14 & 14 & 27 & 5k Feedback \\
\hline Bit 15 & 15 & 26 & 10k \(\Omega\) Feedback \\
\hline Bit 16 & 16 & 25 & 10k \(\Omega\) Feedback \\
\hline Bit 17 & 17 & 24 & Summing Junction \\
\hline (LSB) Bit 18 & 18 & 23 & Vout \\
\hline \(V_{D D}(5 \mathrm{~V})\) & 19 & 22 & + \(\mathrm{V}_{\text {cc }}\) (15V) \\
\hline Digital Common & 20 & 21 & - \(\mathrm{V}_{\mathrm{cc}}\) (15V) , \\
\hline
\end{tabular}

\section*{MECHANICAL}


All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{THEORY OF OPERATION}

The DAC729 is an 18-bit digital-to-analog converter system, including a precision reference, low noise, fast settling operational amplifier, and an 18-bit current source/ DAC chip contained in a hermetic 40-pin ceramic dual-in-line package. Refer to Figure 11 for a schematic diagram of the DAC729.

\section*{THE INTERNAL REFERENCE}

The reference consists of a very low temperature coefficient closed-loop reference zener circuit that has been temperature-drift-compensated by laser-trimming a zener current to achieve less than \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) temperature drift of \(V_{\text {REF }}\)
By strapping pin 32 (Reference Out) to pin 31 (Reference In), the DAC will be properly biased from the internal reference. The internal reference may be fine adjusted using pin 35 as shown in Figure 7. The reference has an output buffer that will supply 4 mA for use external to the DAC729. This load must remain constant because changing load on the reference may change the reference current to the DAC.
In systems where several components need to track the same system reference, the DAC729 may be used with an external 10 V reference, however, the internal reference has lower noise ( \(6 \mu \mathrm{Vp}-\mathrm{p}\) ) and better stability than other references available.

\section*{THE OPERATIONAL AMPLIFIER}

To support a DAC of this accuracy, the operational amplifier must have a maximum gain-induced error of less than \(1 / 3 \mathrm{LSB}\), independent of output swing (the op amp must be linear!). To support 15 bits (1/2-bit linearity) the op amp must have a gain of \(130,000 \mathrm{~V} / \mathrm{V}\). For 18 bits, the minimum gain is well over \(500,000 \mathrm{~V} / \mathrm{V}\). Since thermal feedback is the major limitation of gain for mono op amps, the amplifier was designed as a high gain, fast settling mono op amp, followed by a monolithic, unity-gain current buffer to isolate the thermal effects of external loads from the input stage gain transistors. The op amp and buffer are separated from the DAC chip, minimizing thermally-induced linearity errors in the DAC circuit. The op amp, like the reference, is not dedicated to the DAC729. The user may want to add a network, or select a different amplifier. The DAC729 internal op amp is intended to be the best choice for accuracy, settling time, and noise.

\section*{THE DAC CHIP}

The heart of the DAC729 is a monolithic current source and switch integrated circuit. The absolute linearity, differential linearity, and the temperature performance of the DAC729 are the result of the design, which utilizes the excellent element matching of the current sources and switch transistors to each other, and the tracking of the current setting resistors to the feedback resistors. Older discrete designs cannot achieve the performance of this monolithic DAC design.

The two most significant bits are binarily weighted inter-digitated current sources. The currents for bits 3 through 18 are scaled with both current source weighting and an R-2R ladder. The circuit design is optimized for low noise and low superposition error, with the current sources arranged to minimize both code-dependent thermal errors and IR drop errors. As a result, the superposition errors are typically less than \(20 \mu \mathrm{~V}\).
The DAC chip is biased from a servo amplifier feeding into the base line of the current sources. This servo amplifier sets the collector current to be mirrored and scaled in the DAC chip current sources, as shown in Figure 11. The reference current for the servo is established by the reference voltage applied to pin 31 feeding an internal resistor ( \(20 \mathrm{k} \Omega\) ) to the virtual ground of the servo amplifier.

\section*{DISCUSSION OF SPECIFICATIONS}

\section*{DIGITAL INPUT CODES}

The DAC729 accepts complementary digital input codes in either binary format (CSB for Unipolar or COB for Bipolar; see Table I).

TABLE I. Digital Input Coding.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{ Digital Input } & \multicolumn{4}{|c|}{ DAC Analog Output } \\
\cline { 2 - 5 } & COB & 20V FSR & CSB & 10V FSR \\
\hline 000000000000000000 & + Full Scale & 9999924 V & + Full Scale & 9999962 V \\
11111111111111111 & - Full Scale & -10V & - Full Scale & OV \\
\hline
\end{tabular}

\section*{ACCURACY}

Linearity
This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output versus code transfer function from a straight line drawn through the end points (all bits ON point and all bits OFF point).

\section*{Differential Linearity Error}

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal 1LSB change in the output from one adjacent output state to the next. A differential linearity error specification of \(\pm 1 / 2 \mathrm{LSB}\) means that the output step sizes can be between 1/2LSB and 3/2LSB when the input changes from one adjacent input state to the next. A negative DLE specification of no more than -1 LSB ( \(-0.0015 \%\) for 16 -bit resolution) insures monotonicity to 16 bits.

\section*{Monotonicity}

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC 729 KH is specified to be monotonic to 16 bits over the entire specification temperature range.

\section*{DRIFT}

Gain Drift
Gain drift is a measure of the change in the full-scale
range output over temperature expressed in parts per million per degree centigrade ( \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ). Gain drift is measured by: (1) testing the end point differences for each \(\mathrm{D} / \mathrm{A}\) at \(\mathrm{t}_{\mathrm{MIN}},+25^{\circ} \mathrm{C}\), and \(\mathrm{t}_{\mathrm{MAX}}\); (2) calculating the gain error with respect to the \(+25^{\circ} \mathrm{C}\) value; and (3) dividing by the temperature change.

\section*{Offset Drift}

Offset drift is a measure of the change in the output with \(3^{2 F F F F}{ }_{H}\) applied to the digital inputs over the specified temperature range. The maximum change in offset at \(t_{\text {MIN }}\) or \(t_{\text {MAX }}\) is referenced to the offset error at \(+25^{\circ} \mathrm{C}\) and is divided by the temperature change. This drift is expressed in parts per million of full-scale range per degree centigrade (ppm of FSR \(/{ }^{\circ} \mathrm{C}\) ).

\section*{SETTLING TIME}

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Settling time includes the slew time of the op amp.

\section*{VOLTAGE OUTPUT}

Settling times are specified to \(\pm 0.00076 \%\) of FSR scale range change of 20 V (COB) or 10 V (CSB) and a lLSB change at the "major carry," the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next.)

\section*{CURRENT OUTPUT}

Settling times are specified to \(\pm 0.00076 \%\) of FSR for a full-scale range change with an output load resistance of \(10 \Omega\).

\section*{COMPLIANCE VOLTAGE}

Compliance voltage applies only to the current output mode of operation. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified linearity.

\section*{POWER SUPPLY SENSITIVITY}

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the D/A converter full-scale output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply ( \(+\mathrm{V}_{\mathrm{CC}}\) ), negative supply ( \(-\mathrm{V}_{\mathrm{CC}}\) ) or logic supply \(\left(\mathrm{V}_{\mathrm{DD}}\right)\) about the nominal power supply voltages (see Figure 1). It is specified for DC or low frequency changes. The typical performance curve in Figure 1 shows the effect of high frequency changes in power supply voltages using internal reference, DAC, and op amp.

\section*{OPERATING INSTRUCTIONS}

\section*{POWER SUPPLY CONNECTIONS}

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in Figure 2. These capacitors ( \(1 \mu \mathrm{~F}\) to \(10 \mu \mathrm{~F}\) tantalum recommended) should be located at the DAC729.


FIGURE 1. Power Supply Sensitivity vs Frequency Using Internal Reference and Op Amp.


FIGURE 2. Ground Connections and Supply Bypass.

\section*{EXTERNAL OFFSET AND GAIN ADJUSTMENT}

Offset and gain may be trimmed by installing external offset and gain potentiometers. Connect these potentiometers as shown in Figure 3 and adjust as described below. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(3.9 \mathrm{M} \Omega\) and \(510 \mathrm{k} \Omega\) resistors ( \(20 \%\) carbon or better) should be located close to the DAC729 to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 4 , may be substituted in place of the \(3.9 \mathrm{M} \Omega\). A \(0.001 \mu \mathrm{~F}\) to \(0.01 \mu \mathrm{~F}\) capacitor should be connected from Gain Adjust (pin 34) to common to shunt noise pickup. This capacitor should be a low leakage film type (such as Mylar or Teflon).
Refer to Figures 5 and 6 for relationship of offset and gain adjustments to unipolar and bipolar D/A converters.


FIGURE 3. Gain and Offset Adjust Hook-Up.


FIGURE 4. Equivalent Resistances.


FIGURE 5. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.

\section*{OFFSET ADJUSTMENT}

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the offset potentiometer for zero output.
For bipolar (COB) configurations, apply the digital input code that should produce the maximum negative output voltage. See Table II for corresponding codes and Figures 2 and 3 for offset adjustment connections. Offset adjust should be made prior to gain adjust.


FIGURE 6. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

\section*{GAIN ADJUSTMENT}

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output voltage. Adjust the gain potentiometer for this positive full-scale voltage. See Table II for positive full-scale voltages and Figure 3 for gain adjustment connections.

TABLE II. Output Range Connections and Gain Adjust Voltage.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Output Range} & \multirow[b]{2}{*}{Code} & \multirow[b]{2}{*}{Connect Pin 23} & \multirow[b]{2}{*}{Connect Pin 31} & \multirow[b]{2}{*}{Connect Pin 24} & \multicolumn{2}{|l|}{Gain Adjust} \\
\hline & & & & & 16 Blts & 18 Bits \\
\hline \(\pm 10 \mathrm{~V}\) & COB & to Pin 25 & to Pin 26 & to Pin 29 & 9.9969 V & 9.99992V \\
\hline \(\pm 5 \mathrm{~V}\) & COB & to Pin 27 & to Pin 26 & to Pin 29 & 4.9998V & 499996 V \\
\hline \(\pm 2.5 \mathrm{~V}\) & COB & to Pin 27 & to Pin 26 & to Pins 29 \& 25 & 24992 V & 249998 V \\
\hline 0 to 10 V & CSB & \[
\begin{aligned}
& \text { to Pins } \\
& 25 \& 26
\end{aligned}
\] & N/C & to Pin 29 & 9.9998 V & 9.99996 V \\
\hline 0 to 5 V & CSB & \[
\begin{aligned}
& \text { to Pins } \\
& 27 \& 28
\end{aligned}
\] & N/C & to Pin 29 & 49999 V & 4.99998 V \\
\hline
\end{tabular}

\section*{REFERENCE ADJUSTMENT}

The internal reference may be fine adjusted using pin 35 as shown in Figure 7. Adjusting the reference has a similar effect on the DAC as gain adjust, except the transfer characteristic rotates around bipolar zero for a bipolar connection as shown in Figure 8.

\section*{LAYOUT/APPLICATIONS SUGGESTIONS}

Obviously, the management of IR drops, power supply noise, thermal stability, and environmental noise becomes much more critical as the accuracy of the system increases. The DAC729 has been designed to minimize these applications problems to a large degree. The basics of "Kelvin sensing" and "holy point" grounding will be the most important considerations in optimizing the absolute accuracy of the system. Figure 9 shows the proper connection of the DAC with the holy-point ground and the Kelvin-sensed-output connection at the load.


FIGURE 7. \(\mathrm{V}_{\text {ref }}\) Adjust.


FIGURE 8. Effect of \(\mathrm{V}_{\text {REF }}\) Adjust on a COB Connected DAC729.

The DAC729 has three separate supply common (ground) pins. Reference common (pin 33) carries the return current from the internal reference and the output I/V converter common. The current in pin 33 is stable and independent of code or load. Digital common (pin 20) carries the variable currents of the biasing circuits. Analog common (pin 30) is the termination of the R-2R ladder and also carries the "waste current" from the off side of the current switches. These three ground pins must be star connected to system ground for the DAC to bias properly and accurately. Good ground connections are essential, because an IR drop of just \(39 \mu \mathrm{~V}\) completely swamps out a 10V FSR 18-bit LSB.


FIGURE 9. Typical Hook-Up Diagram with "Holy Point" Ground and Kelvin Sense Load, Using Internal Op Amp and Reference.

When the application is such that the DAC must control loads of greater than \(\pm 5 \mathrm{~mA}\) with rated accuracy, it is recommended that an external op amp or op amp buffer combination be used to dissipate the variable power external to the DAC729. This minimizes the temperature variations on the precision D/A converter. Figure 10 illustrates a method of connecting the external amplifier for \(\pm 10 \mathrm{~V}\) operation, while using an external reference.
When driving loads to greater than \(\pm 10 \mathrm{~V}\), care must be taken that the internal resistors are never exposed to greater than \(\pm 10 \mathrm{~V}\), and that the summing junction is


FIGURE 10. Using an External Op Amp with Buffer and External Reference for \(\pm 10 \mathrm{~V}\) Output.


FIGURE 11. DAC729 Simplified Schematic.
clamped to insure that the voltage never exceeds \(\pm 5 \mathrm{~V}\). Clamping the summing junction with diodes (parallel opposing connection) to ground will give the best transient response and settling times.

\section*{TRUE 18-BIT PERFORMANCE (DIFFERENTIAL LINEARITY ADJUSTMENT)}

To take full advantage of the DAC729's accuracy, the four MSBs have adjustment capabilities. A simplified schematic (Figure 11) shows the internal structure of the DAC current source and the adjustment input terminal. The suggested network for adjusting the linearity is shown in Figure 12. This circuit has nearly twice the range that is required for the DAC729JH. The range is intentionally narrow so as to minimize the effect of temperature drift or stability problems in the potentiometers. The potentiometers are biased in an identical fashion to the internal DAC current sources to minimize power supply sensitivity and drift over temperature. Low leakage capacitors such as Mylar or Teflon film are essential.
The linearity adjustment requires a digital voltmeter with 7 digits of resolution on the 10 V range ( \(1 \mu \mathrm{~V}\) resolution) and excellent linearity. For the DAC, 1 LSB of the 0 V to 10 V scale ( 10 FSR ) is \(38 \mu \mathrm{~V}\). To be \(1 / 2 \mathrm{LSB}\) linear, the measurement must resolve \(19 \mu \mathrm{~V}\). The meter must be properly calibrated and linear to lppm of range.
With the DAC connected for 0 to 10V output (Figure 13), the adjustment procedure is to set the DAC code and measure as follows.

\section*{FOURTH MSB ADJUSTMENT (Pin 36)}
1. Set Code \(=111100000000000000\)
2. Measure \(\mathrm{V}_{\text {out }}\)
3. Set Code \(=111011111111111111\)
4. Measure \(V_{\text {out }}\) and record the difference.
5. Adjust 4th MSB potentiometer to make difference \(+38 \mu \mathrm{~V}\).
6. Repeat steps 1 through 5 to confirm.

\section*{THIRD MSB ADJUSTMENT (Pin 37)}
1. Set Code \(=111000000000000000\)
2. Measure Vout
3. Set \(\operatorname{Code}=11011111111111111\)
4. Measure \(V_{\text {out }}\) and record the difference.
5. Adjust 3rd MSB potentiometer to make difference \(+38 \mu \mathrm{~V}\).
6. Repeat steps 1 through 5 to confirm.

\section*{SECOND MSB ADJUSTMENT (Pin 38)}
1. Set Code \(=110000000000000000\)
2. Measure Vout
3. Set Code \(=101111111111111111\)
4. Measure \(V_{\text {out }}\) and record the difference.
5. Adjust 2nd MSB potentiómeter to make difference \(+38 \mu \mathrm{~V}\).
6. Repeat steps 1 through 5 to confirm.

MSB ADJUSTMENT (Pin 39)
1. Set Code \(=100000000000000000\)
2. Measure Vout
3. Set Code \(=011111111111111111\)
4. Measure \(V_{\text {out }}\) and record the difference.
5. Adjust the MSB potentiometer to make difference \(+38 \mu \mathrm{~V}\).
6. Repeat steps 1 through 5 to confirm.


FIGURE 12. Differential Linearity Adjustment Circuit for the 4 MSBs .


FIGURE 13. 0 to 10 V FSR.

\section*{APPLICATIONS}

The DAC729 is the DAC of choice for applications requiring very high resolution, accuracy, and wide dynamic range.

\section*{DIGITAL AUDIO}

The excellent linearity and differential linearity are ideal
for PCM professional audio and waveform generation applications.
The DAC729 offers superb dynamic range. Dynamic range is a measure of the ratio of the smallest signals the converter can produce to the full-scale range, usually expressed in decibels (dB). The theoretical dynamic range of a converter is approximately 6 dB per bit. For the DAC729 the theoretical range is 108 dB ! The actualdynamic range is limited by noise (signal-to-noise) and linearity errors. The DAC729's \(6 \mu \mathrm{~V}\) typical noise floor, fast settling op amp, and adjustable 18-bit linearity minimize the limitation.
Total harmonic distortion (THD) is the measure of the magnitude and distribution of the linearity error, differential linearity error, noise, and quantization error. The THD is defined as the ratio of the square root of the sum of the squares of the harmonics to the values of the input fundamental frequency. The rms value of a DAC error can be shown to be
\[
\epsilon_{\mathrm{rms}}=\sqrt{\frac{1}{\mathrm{n}} \sum_{1=1}^{\mathrm{n}}\left[\mathrm{E}_{\mathrm{L}}(\mathrm{i})+\mathrm{E}_{\mathrm{Q}}(\mathrm{i})\right]^{2}}
\]
where n is the number of samples in one cycle of any given sine wave, \(\mathrm{E}_{\mathrm{L}}(\mathrm{i})\) is the linearity error of the DAC729 at each sampling point, and \(E_{Q}(i)\) is the quantization error at each sampling point. The THD can then be expressed as
\(\mathrm{THD}=\frac{\epsilon_{\mathrm{rms}}}{\mathrm{E}_{\mathrm{rms}}}=\frac{\sqrt{\frac{1}{\mathrm{n}} \sum_{1=1}^{n}\left[\mathrm{E}_{\mathrm{L}(\mathrm{i})}+\mathrm{E}_{\mathrm{Q}}(\mathrm{i})\right]^{2}}}{\mathrm{E}_{\mathrm{rms}}} \times 100 \%\)
where E rms is the rms signal-voltage level.
This expression indicates that, in general, there is a correlation between the THD and the square root of the sum of the squares of the linearity errors at each digital word of interest. However, this expression does not mean that the worst-case linearity error of the \(\mathrm{D} / \mathrm{A}\) is directly correlated to the THD.
The DAC729 has demonstrated THD of \(0.0009 \%\) at full scale (at 1 kHz ). This is the level of distortion that is desired to test other professional audio products, making the DAC729 ideal for professional audio test equipment.

The ability to adjust the linearity of the 4 MSBs , the 18-bit resolution, fast settling and low noise give the DAC729 unmatched performance.

\section*{AUTOMATIC TEST EQUIPMENT}

The pin functions of the DAC729 are convenient for use in automatic test equipment systems. The ability to use internal or external reference and internal or external op amp means versatility for the system designer. For example, in automatic test systems with several DACs and ADCs, it is desirable to operate all of the high accuracy converters from the same reference, improving the tracking characteristics of those components to one another. The reference in the DAC729 is a very stable precision reference, and is suitable for use as the system reference.

Test systems, and other large systems are the ideal application for a DAC of this accuracy, because the DAC will be calibrated in the environment in which it will be used. Since the environment is very stable, the manual calibration (Figure 12) may be adequate. However, highly automated systems will go to an automatic calibration routine. Replacing the potentiometers in Figure 12 with Vout DACs, and using sample and difference measurements, the major carry bit weights can be measured, and external DACs used to adjust the differential linearity of the DAC729. A successive approximation routine yields the fastest calibration. The output voltage of the external DACs will have to be level shifted, as the bit adjustment potentiometer must be able to achieve \(-\mathrm{V}_{\mathrm{CC}}\) to give the full adjust range.
Because the DAC 729 feedback resistors have a tolerance of \(\pm 0.1 \%\), the output range can be rescaled slightly with small-value fixed external resistors to give convenient ranges. A popular range is 0 V to +10.24 V which gives even 5 mV steps at 11 bits. In this case the LSB size is \(39.06 \mu \mathrm{~V}\). Figure 14 shows how to connect two \(240 \Omega\) resistors in series with the internal \(10 \mathrm{k} \Omega\) resistors to give a 0 V to 10.24 V full-scale range. Another convenient range might be 0 V to +10.48576 V which gives an even \(40 \mu \mathrm{~V}\) LSB step size.

\section*{THE HEART OF AN 18-BIT ADC}

The DAC729 makes a good building block in ADC applications. The key to ADC accuracy is differential linearity of the DAC. The ability to adjust to 18 -bit linearity, coupled with the fast settling time of the DAC729 makes the design cycle for an 18 -bit successive approximation ADC much faster, and the production more consistent. Figure 15 shows the DAC as the heart of a successive approximation ADC. The clock and successive approximation register could be implemented in 7400 series TTL, as a simple gate-array or standard
cell, or part of a local processor.
With the DAC out of the way, the comparator is the toughest part of the ADC design. To resolve an 18 -bit LSB, and interface to a TTL logic device, the comparator must have a gain of \(500 \mathrm{kV} / \mathrm{V}\) ( 5 X actual) as well as low hysteresis, low noise, and low thermally induced offsets. With this much gain, a slow comparator may be desired to reduce the risk of instability.
The feedback resistors of the DAC are the input scaling resistors of the ADC. An OPA602 and an OPA633 make an excellent buffer for the input signal, giving a very high input impedance to the signal (minimizing IR drop) while maintaining the linearity.


FIGURE 14. 0 V to 10.24 V Using Internal Op Amp and Internal Reference.


FIGURE 15. Block Diagram of an 18-Bit Resolution \(\pm 10 \mathrm{~V}_{\text {IN }}\) ADC.


\title{
Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER
}

\section*{FEATURES}
- SINGLE INTEGRATED CIRCUIT CHIP
- MICROCOMPUTER INTERFACE: DOUBLE-BUFFERED LATCH
- VOLTAGE OUTPUT: \(\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V},+10 \mathrm{~V}\)
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- \(\pm 1 / 2 L S B\) MAXIMUM NONLINEARITY OVER TEMPERATURE
- GUARANTEED SPECIFICATIONS AT \(\pm 12 V\) AND \(\pm 15 V\) SUPPLIES
- TTL/5V CMOS-COMPATIBLE LOGIC INPUTS

\section*{DESCRIPTION}

The DAC811 is a complete single-chip integrated circuit microcomputer-compatible 12 -bit digital-toanalog converter. The chip includes a precision voltage reference, microcomputer interface logic, double-buffered latch, and a 12-bit D/A converter with a voltage output amplifier. Fast current switches and a laser-trimmed thin-film resistor network provide a highly accurate and fast \(\mathrm{D} / \mathrm{A}\) converter. Microcomputer interfacing is facilitated by a doublebuffered latch. The input latch is divided into three 4 -bit nybbles to permit interfacing to 4 -, 8 -, 12- or 16-bit buses and to handle right- or left-justified data. The 12 -bit data in the input latches is transferred to the \(\mathrm{D} / \mathrm{A}\) latch to hold the output value.
Input gating logic is designed so that loading the last nybble or byte of data can be accomplished simultaneously with the transfer of data (previously stored in adjacent latches) from adjacent input latches to the D/A latch. This feature avoids spurious analog output values while using an interface technique that saves computer instructions.

The DAC811 is laser trimmed at the wafer level and is specified to \(\pm 1 / 4 \mathrm{LSB}\) maximum linearity error ( B , K , and S grades) at \(25^{\circ} \mathrm{C}\) and \(\pm 1 / 2 \mathrm{LSB}\) maximum over the temperature range. All grades are guaranteed monotonic over the specification temperature range.
The DAC811 is available in six performance grades and three package types, as well as offering environmentally screened versions for enhanced reliability. DAC811J and K are specified over the temperature range of \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\); DAC811A and B are specified over \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\); DAC811R and S are specified over \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\). DAC811J and K are packaged in a reliable 28 -pin plastic DIP or plastic SOIC package, while DAC811A, B, R, and S are available in a 28 -pin 0.6 -inch wide dual-in-line hermeticallysealed ceramic side-brazed package (H package).


\section*{SPECIFICATIONS}

\section*{ELECTRICAL}
\(T_{A}=+25^{\circ} \mathrm{C} \pm V_{c c}=12 \mathrm{~V}\) or 15 V unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline MODEL & \multicolumn{3}{|c|}{DAC811AH, JP, JU} & \multicolumn{3}{|r|}{DAC811BH, KP, KU} & \multicolumn{3}{|c|}{DAC811RH} & \multicolumn{3}{|c|}{DAC811SH} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{14}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
DIGITAL INPUT \\
Resolution \\
Codes \({ }^{(1)}\) \\
Digital Inputs Over Temperature Range \({ }^{(2)}\) \\
\(V_{I H}\) \\
\(V_{\mathrm{IL}}\)
\[
\begin{aligned}
& l_{\text {IW. }}, V_{1}=+27 \mathrm{~V} \\
& l_{\text {IL, }}, V_{1}=+04 \mathrm{~V}
\end{aligned}
\] \\
Digital Interface Tımıng Over Temperature Range \(t_{w p}, \overline{W R}\) pulse width \(\mathrm{t}_{\mathrm{Aw}} 1, \bar{N}_{\mathrm{x}}\) and \(\overline{\text { LDAC }}\) valid to end of \(\overline{\mathrm{WR}}\) tow, data valid to end of \(\overline{W R}\) \(t_{\text {oh, }}\) data valid hold time
\end{tabular} & \begin{tabular}{l}
\[
\begin{array}{r}
+20 \\
00
\end{array}
\] \\
50 \\
50 \\
80 \\
0
\end{tabular} & USB, BOB & \[
\begin{aligned}
& 12 \\
& 3 \\
& +\begin{array}{c}
15 \\
+08 \\
+10 \\
\pm 20
\end{array}
\end{aligned}
\] &  & * &  & \[
+10
\] & - & * &  & * &  & \begin{tabular}{l}
Bits \\
VDC \\
VDC \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
nsec \\
nsec \\
nsec \\
nsec
\end{tabular} \\
\hline \multicolumn{14}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Linearity Error \\
Differential Linearity Error \\
Gain Error \({ }^{(3)}\) \\
Offset Error \({ }^{(34)}\) \\
Monotonicity \\
Power Supply Sensitivity, \(+V_{C C}\) \\
\(-V_{c c}\) \\
\(V_{D D}\)
\end{tabular} & & \begin{tabular}{l}
\[
\begin{array}{c|c} 
\pm 1 / 4 \\
\pm 1 / 2 \\
\pm 01 \\
\pm 005
\end{array}
\] \\
Guarantee
\[
\left\lvert\, \begin{aligned}
& \pm 0001 \\
& \pm 0002 \\
& \pm 00005
\end{aligned}\right.
\]
\end{tabular} & \[
\begin{array}{|c|} 
\pm 1 / 2 \\
\pm 3 / 4 \\
\pm 02 \\
\pm 015 \\
d \\
\pm 0003 \\
\pm 0006 \\
\pm 00015 \\
\hline
\end{array}
\] & & \[
\begin{aligned}
& \pm 1 / 8 \\
& \pm 1 / 4
\end{aligned}
\] & \[
\begin{aligned}
& \pm 1 / 4 \\
& \pm 1 / 2
\end{aligned}
\] & & \(\pm 1 / 4\)
\(\pm 1 / 2\)
\(\cdot\)
\(*\)
\(*\)
\(*\)
\(*\) & \[
\begin{aligned}
& \pm 1 / 2 \\
& \pm 3 / 4
\end{aligned}
\] & & \(\pm 1 / 8\)
\(\pm 1 / 4\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\) & \[
\begin{aligned}
& \pm 1 / 4 \\
& \pm 1 / 2
\end{aligned}
\] & LSB
LSB
\(\%\)
\(\%\) of \(\mathrm{FSR}^{(5)}\)
\(\%\) of \(\mathrm{FSR} / \% \mathrm{~V}_{\mathrm{cc}}\)
\(\%\) of \(\mathrm{FSR} / \% \mathrm{~V}_{\mathrm{cc}}\)
\(\%\) of \(\mathrm{FSR} / \% \mathrm{~V}_{\mathrm{DD}}\) \\
\hline \begin{tabular}{l}
DRIFT (over specification temperature range) \({ }^{(10)}\) Gain \\
Unipolar Offset \\
Bipolar Zero \\
Linearity Error Over Temperature Range \\
Monotonicity Over Temperature Range
\end{tabular} & & \begin{tabular}{l}
\[
\begin{array}{c|} 
\pm 10 \\
\pm 5 \\
\pm 5 \\
\pm 1 / 2
\end{array}
\] \\
Guarantee
\end{tabular} & \(\pm 30\)
\(\pm 10\)
\(\pm 10\)
\(\pm 3 / 4\) & & \(\pm 10\)
\(\pm 5\)
\(\pm 5\)
\(\pm 1 / 4\) & \[
\begin{gathered}
\pm 20 \\
\pm 7 \\
\pm 7 \\
\pm 1 / 2
\end{gathered}
\] & & \[
\begin{gathered}
\pm 15 \\
\pm 5 \\
\pm 5 \\
\pm 1 / 2
\end{gathered}
\] & \[
\begin{gathered}
\pm 30 \\
\pm 10 \\
\pm 10 \\
\pm 3 / 4
\end{gathered}
\] & & \[
\begin{gathered}
\pm 15 \\
\pm 5 \\
\pm 5 \\
\pm 1 / 4
\end{gathered}
\] & \[
\begin{gathered}
\pm 30 \\
\pm 7 \\
\pm 7 \\
\pm 1 / 2
\end{gathered}
\] & \begin{tabular}{l}
ppm \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) ppm of FSR \(/{ }^{\circ} \mathrm{C}\) LSB
\end{tabular} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline SETTLING TIME \({ }^{(8)}\) (to within \(\pm 001 \%\) of FSR of final value, \(2 \mathrm{k} \Omega\) load) & & & & & & & & & & & & & \\
\hline For Full Scale Range Change, 20V Range & & 3 & 4 & & * & - & & * & - & & * & * & \(\mu \mathrm{sec}\) \\
\hline 10 V Range & & 3 & 4 & & * & * & & - & - & & * & * & \(\mu \mathrm{sec}\) \\
\hline For 1LSB Change at Major Carry \({ }^{(7)}\) & & 1 & & & * & & & . & & & * & & \(\mu \mathrm{sec}\) \\
\hline Slew Rate \({ }^{(6)}\) & 8 & 12 & & * & * & & - & . & & . & * & & \(\mathrm{V} / \mu \mathrm{sec}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
ANALOG OUTPUT \\
Voltage Range \(\left( \pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}\right)^{(8)}\), Unipolar Bipolar \\
Output Current \\
Output Impedance (at DC) \\
Short Circuit to Common Duration
\end{tabular} & \(\pm 5\) & \[
\begin{gathered}
0 \text { to }+10 \\
\pm 5, \pm 10 \\
02 \\
0 \\
\text { Indefinite }
\end{gathered}
\] & & * &  & & * &  & & * &  & & \[
\begin{gathered}
V \\
V \\
m A \\
\Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
REFERENCE VOLTAGE \\
Voltage \\
Source Current Available for External Loads \\
Temperature Coefficient \\
Short Circuit to Common Duration
\end{tabular} & \[
\begin{aligned}
& +62 \\
& +20
\end{aligned}
\] & \begin{tabular}{l}
\[
\begin{aligned}
& +63 \\
& \pm 10
\end{aligned}
\] \\
Indefinite
\end{tabular} & \[
\begin{array}{r}
+64 \\
\pm 30
\end{array}
\] & * & \[
\pm 10
\] & \[
\pm 20
\] &  & \[
\pm 10
\] & \[
\pm 30
\] &  & \[
\pm 10
\] & \[
\pm 20
\] & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline POWER SUPPLY REQUIREMENTS & & & & & & & & & & & & & \\
\hline \begin{tabular}{l}
\[
\begin{array}{rr}
\text { Voltage, }+\mathrm{V}_{\mathrm{cc}} & \\
-\mathrm{V}_{\mathrm{cc}} & \\
\mathrm{~V}_{\mathrm{DD}} \\
\text { Current (no load) }, & +\mathrm{V}_{\mathrm{cc}} \\
& -\mathrm{V}_{\mathrm{cc}} \\
& \mathrm{~V}_{\mathrm{DD}}
\end{array}
\] \\
Potential at DCOM with Respect to ACOM \({ }^{(9)}\) \\
Power Dissipation
\end{tabular} & +114
-114
+45 & \[
\begin{gathered}
+15 \\
-15 \\
+5 \\
+16 \\
-23 \\
+8 \\
\\
625
\end{gathered}
\] & \[
\begin{gathered}
+165 \\
-165 \\
+55 \\
+25 \\
-35 \\
+15 \\
\pm 05 \\
800
\end{gathered}
\] & * & * & * & * &  & * &  & * & * & \begin{tabular}{l}
VDC \\
VDC \\
VDC \\
mA \\
\(m A\) \\
mA \\
V \\
mW
\end{tabular} \\
\hline \multicolumn{14}{|l|}{TEMPERATURE RANGE} \\
\hline  & \[
\begin{gathered}
0 \\
-25 \\
\\
-60 \\
-65
\end{gathered}
\] & & \[
\begin{array}{r}
+70 \\
+85 \\
+100 \\
+150
\end{array}
\] & & & * & \[
-55
\] & & +125 & * & & * & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}
*Same as specification to immediate left
NOTES (1) USB = Unıpolar Straıght Bınary, \(\mathrm{BOB}=\) Bıpolar Offset Bınary \(\quad\) (2) Refer to Logıc Input Compatıbility sectıon (3) Adjustable to zero with external trım potentıonmeter (4) Error at input code \(000_{16}\) for both unipolar and bipolar ranges (5) FSR means Full Scale Range and is 20 V for the \(\pm 10 \mathrm{~V}\) range (6) Maxımum represents the \(3 \sigma\) limit Not \(100 \%\) tested for this parameter (7)At the major carry, \(7 \mathrm{FF}_{16}\) to \(800_{16}\) and \(8000_{16}\) to \(7 \mathrm{FF}_{16}\) (8) Mınımum supply voltage required for \(\pm 10 \mathrm{~V}\) output swing is \(\pm 135 \mathrm{~V}\) Output swing for \(\pm 114 \mathrm{~V}\) supplies is at least -8 V to +8 V (9) The maximum voltage at which ACOM and DCOM may be separated without affecting accuracy specifications (10) Drift for the DAC811KU is identical to the JU grade on SOIC only, guaranteed

\section*{TIMING DIAGRAMS}


\section*{MECHANICAL}

\begin{tabular}{|c|r|c|c|c|c|}
\hline \multirow{2}{*}{ DIM } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX \\
\hline A & 1386 & 1414 & 3520 & 3592 \\
\hline C & 108 & 166 & 274 & 422 \\
\hline D & 015 & 021 & 038 & 053 \\
\hline F & \multicolumn{2}{|c|}{035} & 060 & 089 & 152 \\
\hline G & \multicolumn{2}{|c|}{100 BASIC } & \multicolumn{2}{|c|}{254 BASIC } \\
\hline H & 036 & 064 & 091 & 163 \\
\hline J & 008 & 012 & 020 & 030 \\
\hline K & 120 & 240 & 305 & 610 \\
\hline L & \multicolumn{2}{|c|}{600 BASIC } & \multicolumn{2}{|c|}{1524 BASIC } \\
\hline M & \multicolumn{2}{|c|}{-} & \(10^{\circ}\) & \multicolumn{2}{|c|}{-} \\
\hline N & \multicolumn{3}{|c|}{025} & 060 & 064 \\
\hline
\end{tabular}

NOTE Leads in true position within \(0010^{\prime \prime}(025 \mathrm{~mm}) R\) at MMC at seating plane

CASE Ceramıc, hermetic MATING CONNECTOR 2803MC WEIGHT 48 gm ( 017 oz )

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{DIM} & \multicolumn{2}{|r|}{INCHES} & \multicolumn{2}{|l|}{MILLIMETERS} \\
\hline & MiN & MAX & MIN & MAX \\
\hline A & 1400 & 1460 & 3556 & 3708 \\
\hline B & 0530 & 0575 & 1346 & 1461 \\
\hline C & 0169 & 0224 & 429 & 569 \\
\hline D & 0015 & 0023 & 038 & 058 \\
\hline F & 0043 & 0065 & 109 & 165 \\
\hline G & \multicolumn{2}{|l|}{0100 BASIC} & \multicolumn{2}{|l|}{254 BASIC} \\
\hline H & 0030 & 0090 & 076 & 229 \\
\hline J & 0008 & 0015 & 020 & 038 \\
\hline K & 0100 & 0136 & 254 & 345 \\
\hline L & \multicolumn{2}{|l|}{0600 BASIC} & \multicolumn{2}{|l|}{1524 BASIC} \\
\hline M & \(0^{\circ} \mathrm{C}\) & \(15^{\circ} \mathrm{C}\) & \(0^{\circ} \mathrm{C}\) & \(15^{\circ} \mathrm{C}\) \\
\hline N & 0018 & 0022 & 046 & 056 \\
\hline
\end{tabular}

\section*{NOTE}

Leads in true position within 010" ( 25 mm ) R at MMC at seating plane

CASE Ceramic, hermetic MATING CONNECTOR 2803MC WEIGHT 4 3gm ( 0 150z)


ABSOLUTE MAXIMUM RATINGS


\section*{U Package}


NOTE Leads in true position within 010" ( 25 mm ) R at MMC at seatıng plane

Pin numbers shown for reference only Numbers may not be marked on package
\begin{tabular}{|c|c|c|c|c|c|}
\hline & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\hline DIM & MIN & MAX & MIN & MAX \\
\hline A & 700 & 716 & 1778 & 1819 \\
\hline B & 286 & 302 & 726 & 767 \\
\hline C & 093 & 109 & 236 & 277 \\
\hline D & \multicolumn{2}{|c|}{016 BASIC } & \multicolumn{2}{|c|}{041 BASIC } \\
\hline G & \multicolumn{2}{|c|}{050 BASIC } & \multicolumn{2}{|c|}{127 BASIC } \\
\hline H & 022 & 038 & 056 & 097 \\
\hline J & 008 & 012 & 020 & 030 \\
\hline L & 398 & 414 & \multicolumn{2}{|c|}{1011} & 1052 \\
\hline M & \multicolumn{2}{|c|}{50} & 50 & TYP & \multicolumn{2}{|c|}{\(5^{\circ}\) TYP } \\
\hline N & \multicolumn{2}{|c|}{000} & 012 & \multicolumn{2}{|c|}{000} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline PIN & NAME & FUNCTION & PIN & NAME & FUNCTION \\
\hline 1 & \(V_{\text {Do }}\) & Logic Supply, +5V & 14 & \(\mathrm{D}_{4}\) & DATA, Bıt 5 \\
\hline 2 & \(\overline{\text { WR }}\) & WRITE, command signal to load latches Logic low loads latches & 15. & DCOM & DIGITAL COMMON, Vod supply return \\
\hline 3 & \(\overline{\text { LDAC }}\) & LOAD D/A CONVERTER, enables \(\overline{W R}\) to load the D/A latch Logic low enables & 17 & \(D_{0}\)
\(D_{1}\) & DATA, Bit 1, LSB
DATA, Bit 2 \\
\hline 4 & \(\bar{N}\) & NYBBLE A, enables \(\overline{W R}\) to load input latch \(A\) (the most significant nybble Logic low enables & 18 & \(D_{2}\)
\(D_{3}\) & DATA, Bit 3 \\
\hline 5 & \(\overline{N_{B}}\) & NYBBLE B, enables \(\overline{W R}\) to load input latch B Logıc low enables & 20 & \(+V_{c c}\)
\(-V_{c c}\) & Analog Supply Input, +15 V or +12 V Analog Supply Input, -15 V or -12 V \\
\hline 6 & \(\overline{N_{c}}\) & NYBBLE C, enables \(\overline{W R}\) to load input latch \(C\) (the least significant nybble) Logic low enables & 22 & GAIN ADJ
ACOM & To externally adjust gaın ANALOG COMMON, \(\pm V_{c c}\) supply return \\
\hline 7 & \(\mathrm{D}_{11}\) & DATA, Bit 12, MSB, positive true & 24 & Vout & D/A converter voltage output \\
\hline 8 & \(\mathrm{D}_{10}\) & DATA, Bit 11 & 25 & 10V RANGE & Connect to pin 24 for 10V Range \\
\hline 9 & D9 & DATA, Bit 10 & 26 & SJ & SUMMING JUNCTION of output amplifier \\
\hline 10 & \(\mathrm{D}_{8}\) & DATA, Bit 9 & 27 & BPO & BIPOLAR OFFSET Connect to pin 26 for Bipolar \\
\hline 11 & \(\mathrm{D}_{7}\) & DATA, Bit 8 & & & Operation \\
\hline 12 & \(\mathrm{D}_{6}\) & DATA, Bit 7 & 28 & REF OUT & 63 V reference output \\
\hline 13 & \(\mathrm{D}_{5}\) & DATA, Bit 6 & & & \\
\hline
\end{tabular}

\section*{ORDERING INFORMATION}
\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Model } & Package & \begin{tabular}{c} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{c} 
Linearity Error, \\
max \(\left(+25^{\circ} \mathbf{C}\right)\)
\end{tabular} & \begin{tabular}{c} 
Gain Drift \\
(ppm \(\left./{ }^{\circ} \mathbf{C}\right)\)
\end{tabular} \\
\hline DAC811JP & Plastıc DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & 30 \\
DAC811JU & Plastıc SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & 30 \\
DAC811KP & Plastıc DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & 20 \\
DAC811KU & Plastıc SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & 20 \\
\hline DAC811AH & Ceramic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & 30 \\
DAC811AH/QM & Ceramic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & 30 \\
DAC811BH & CeramıC DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & 20 \\
DAC811BH/QM & Ceramic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & 20 \\
\hline DAC811RH & Ceramic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & 30 \\
DAC811RH/QM & Ceramic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & 30 \\
DAC811SH & Ceramic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & 20 \\
DAC811SH/QM & Ceramic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & \(\pm 1\) \\
\hline
\end{tabular}

BURN-IN SCREENING OPTION
See text for detalls
\begin{tabular}{|c|c|c|c|c|}
\hline Model & Package & \begin{tabular}{c} 
Temperature \\
Range
\end{tabular} & \begin{tabular}{c} 
Linearity Error, \\
\(\max \left(+25^{\circ} \mathrm{C}\right)\)
\end{tabular} & \begin{tabular}{c} 
Gain Drift, \\
\(\left(\mathbf{p p m} /{ }^{\circ} \mathbf{C}\right)\)
\end{tabular} \\
\hline DAC811JP-BI & Plastıc DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & 30 \\
DAC811JU-BI & PlastıC SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2 \mathrm{LSB}\) & 30 \\
DAC811KP-BI & PlastıC DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & 20 \\
DAC811KU-BI & Plastıc SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 4 \mathrm{LSB}\) & 20 \\
\hline
\end{tabular}

NOTE (1) Or equivalent combination of time and temperature

\section*{DISCUSSION OF SPECIFICATIONS}

\section*{input codes}

The DAC811 accepts positive true binary input codes. DAC811 may be connected by the user for any one of the following codes: USB (unipolar straight binary), BOB (bipolar offset binary) or, using an external inverter on the MSB line, BTC (binary two's complement). See Table I.

\section*{LINEARITY ERROR}

Linearity Error as used in D/A converter specifications by Burr-Brown is the deviation of the analog output from a straight line drawn between the end points (inputs all " 1 's" and all " 0 's"). The DAC811 linearity error is specified at \(\pm 1 / 4 \mathrm{LSB}\) (max) at \(+25^{\circ} \mathrm{C}\) for \(\mathrm{B}, \mathrm{K}\), and S grades and \(\pm 1 / 2 \mathrm{LSB}\) (max) for \(\mathrm{A}, \mathrm{J}\), and R grades.
\begin{tabular}{|c|c|c|c|}
\hline DIGITAL INPUT & \multicolumn{3}{|c|}{ANALOG OUTPUT} \\
\hline MSB LSB & \begin{tabular}{l}
USB \\
Unipolar \\
Straight \\
Binary
\end{tabular} & \begin{tabular}{l}
BOB \\
Bipolar \\
Offset \\
Binary
\end{tabular} & \begin{tabular}{l}
BTC* \\
Binary \\
Two's \\
Complement
\end{tabular} \\
\hline 111111111111 & +Full Scale & +Full Scale & -1 LSB \\
\hline 100000000000 & +1/2 Full Scale & Zero & -Full Scale \\
\hline 011111111111 & 1/2 Full Scale -1 LSB & -1 LSB & +Full Scale \\
\hline 000000000000 & Zero & -Full Scale & Zero \\
\hline
\end{tabular}
*Invert the MSB of the BOB code with external inverter to obtain BTC code
TABLE I. Digital Input Codes.

\section*{DIFFERENTIAL LINEARITY ERROR}

Differential Linearity Error (DLE) is the deviation from a 1LSB output change from one adjacent state to the next. A DLE specification of \(1 / 2 \mathrm{LSB}\) means that the output step size can range from \(1 / 2 \mathrm{LSB}\) to \(3 / 2 \mathrm{LSB}\) when the input changes from one state to the next. Monotoni-
city requires that DLE be less than ILSB over the temperature range of interest.

\section*{MONOTONICITY}

A \(\mathrm{D} / \mathrm{A}\) converter is monotonic if the output either increases or remains the same for increasing digital inputs. All grades of DAC811 are monotonic over their specification temperature range.

\section*{DRIFT}

Gain drift is a measure of the change in the full scale range output over the specification temperature range. Drift is expressed in parts per million per degree centigrade ( \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ). Gain drift is established by testing the full scale range value (e.g., + FS minus - FS) at high temperature, \(+25^{\circ} \mathrm{C}\), and low temperature; calculating the error with respect to the \(+25^{\circ} \mathrm{C}\) value and dividing by the temperature change.
Unipolar offset drift is a measure of the change in output with all 0 's on the input over the specification temperature range. Offset is measured at high temperature, \(+25^{\circ} \mathrm{C}\), and low temperature. The maximum change in offset referred to the \(+25^{\circ} \mathrm{C}\) value divided by the temperature change is the offset drift. It is expressed in parts per million of full scale range per degree centigrade (ppm of FSR \(/{ }^{\circ} \mathrm{C}\) ).
Bipolar zero drift is measured at a digital input of \(800_{16}\), the code that gives zero volts output for bipolar operation.

\section*{SETTLING TIME}

Settling Time is the total time (including slew time) for the output to settle within an error band around its final value after a change in input. Three settling times are specified to \(\pm 0.01 \%\) of Full Scale Range (FSR): two for maximum full scale range changes of 20 V and 10 V , and one for a 1LSB change. The 1LSB change is measured at the major carry ( \(7 \mathrm{FF}_{16}\) to \(800_{16}\) and \(800_{16}\) to \(7 \mathrm{FF}_{16}\) ), the input transition at which worst-case settling time occurs.

\section*{REFERENCE SUPPLY}

DAC81l contains an on-chip 6.3 V reference. This voltage (pin 28) has a tolerance of \(\pm 0.1 \mathrm{~V}\). The reference output may be used to drive external loads, sourcing at least 2.0 mA . This current should be constant for best performance of the \(\mathrm{D} / \mathrm{A}\) converter.

\section*{POWER SUPPLY SENSITIVITY}

Power Supply Sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR output change per percent of change in either the positive, negative, or logic supply voltages about the nominal voltages. Figure 1 shows typical power supply rejection versus power supply ripple frequency.

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the plasticDIP and plastic-SOIC package versions of the DAC811. Burn-in duration is 160 hours at \(85^{\circ} \mathrm{C}\) (or equivalent combination of time and temperature).

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.


FIGURE 1. Power Supply Rejection versus Power Supply Ripple Frequency.

\section*{/QM SCREENING}

Burr-Brown / QM models are environmentally screened versions of our ceramic-package versions of Model DAC811, designed to provide enhanced reliability. The screening, tabulated below, is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified below. Burr-Brown's detailed procedures may very slightly, model-to-model from those in MIL-STD883.

\section*{SCREENING FLOW FOR DAC811/QM}
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Screen } & \begin{tabular}{c} 
MIL-STD-883 \\
Method
\end{tabular} & Condition \\
\hline Internal Visual & 2010 & B \\
\hline \begin{tabular}{c} 
High Temperature Storage \\
(Stabilizatıon Bake)
\end{tabular} & 1008 & C \(\left(150^{\circ} \mathrm{C}, 24 \mathrm{Hr}\right)\) \\
\hline Temperature Cycling & 1010 & C \\
\hline Burn-ın & 1015 & B (160h at \(\left.125^{\circ} \mathrm{C}\right)\) \\
\hline Constant Acceleratıon & 2001 & E \\
\hline Hermetıcıty \begin{tabular}{l} 
Fine Leak \\
Gross Leak
\end{tabular} & 1014 & A1 or A2 \\
C & 1014 & \\
\hline External Visual & 2009 & \\
\hline
\end{tabular}

\section*{OPERATION}

DAC811 is a complete single IC chip 12-bit D/A converter. The chip contains a 12 -bit \(\mathrm{D} / \mathrm{A}\) converter, voltage reference, output amplifier, and microcomputer-compatible input logic as shown in Figure 2.


FIGURE 2. DAC81l Block Diagram.

\section*{INTERFACE LOGIC}

Input latches \(\mathrm{A}, \mathrm{B}\), and C hold data temporarily while a complete 12 -bit word is assembled before loading into the \(\mathrm{D} / \mathrm{A}\) register. This double-buffered organization prevents the generation of spurious analog output values. Each register is independently addressable.
These input latches are controlled by \(\overline{\mathrm{N}_{\mathrm{A}}}, \overline{\mathrm{N}_{\mathrm{B}}}, \overline{\mathrm{N}_{\mathrm{C}}}\) and \(\overline{\mathrm{WR}} . \overline{\mathrm{N}_{\mathrm{A}}}, \overline{\mathbf{N}_{\mathrm{B}}}\), and \(\overline{\mathrm{N}_{\mathrm{C}}}\) are internally NORed with \(\overline{\mathrm{WR}}\) so that the input latches transmit data when both \(\overline{\mathrm{N}_{\mathrm{A}}}\) (or \(\overline{\mathbf{N}_{\mathrm{B}}}, \overline{\mathbf{N}_{\mathrm{C}}}\) ) and \(\overline{\mathrm{WR}}\) are at logic " 0 ". When either \(\overline{\mathbf{N}_{\mathrm{A}}}\) (or \(\overline{\mathbf{N}_{\mathrm{B}}}\), \(\overline{N_{C}}\) ) or \(\overline{W R}\) go to logic " 1 ", the input data is latched into the input registers and held until both \(\overline{\mathbf{N}_{\mathrm{A}}}\) (or \(\overline{\mathbf{N}_{\mathrm{B}}}, \overline{\mathrm{N}_{\mathrm{C}}}\) ) and \(\overline{W R}\) go to logic " 0 ".
The D/A latch is controlled by \(\overline{\text { LDAC }}\) and \(\overline{W R} . \overline{\text { LDAC }}\) and \(\overline{W R}\) are internally NORed so that the latches transmit data to the D/A switches when both LDAC and \(\overline{W R}\) are at logic " 0 ". When either \(\overline{\text { LDAC }}\) or \(\overline{W R}\) are at logic " 1 ", the data is latched in the D/A latch and held until \(\overline{\mathrm{LDAC}}\) and \(\overline{\mathrm{WR}}\) go to logic " 0 ".
All latches are level-triggered. Data present when the control signals are logic " 0 " will enter the latch. When any one of the control signals returns to logic " 1 ", the data is latched. A truth table for all latches is given in Table II.

TABLE II. DAC811 Interface Logic Truth Table.
\begin{tabular}{|c|cccc|l|}
\hline\(\overline{W R}\) & \(\overline{N_{A}}\) & \(\overline{N_{B}}\) & \(\overline{N_{c}} \overline{\text { LDAC }}\) & \multicolumn{1}{|c|}{ OPERATION } \\
\hline 1 & X & X & X & X & No Operation \\
0 & 0 & 1 & 1 & 1 & Enables Input Latch 4MSB's \\
0 & 1 & 0 & 1 & 1 & Enables Input Latch 4 Middle Bits \\
0 & 1 & 1 & 0 & 1 & Enables Input Latch 4 LSB's \\
0 & 1 & 1 & 1 & 0 & Loads D/A Latch From Input Latches \\
0 & 0 & 0 & 0 & 0 & All Latches Transparent \\
\hline
\end{tabular}

\section*{GAIN AND OFFSET ADJUSTMENTS}

Figures 3 and 4 illustrate the relationship of Offset and Gain adjustments to unipolar and bipolar D/A converter output.

\section*{OFFSET ADJUSTMENT}

For unipolar (USB) configurations, apply the digital input code that should produce zero voltage output and
adjust the Offset potentiometer for zero output. For bipolar (BOB, BTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the Offset potentiometer for minus full scale voltage. Example: If the Full Scale Range is connected for 20 V , the maximum negative output voltage is -10 V . See Table III for corresponding codes.

\section*{GAIN ADJUSTMENT}

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the Gain potentiometer for this positive full scale voltage. See Table III for positive full scale voltages.

\section*{\(\pm 12 \mathrm{~V}\) OPERATION}

The DAC811 is fully specified for operation on \(\pm 12 \mathrm{~V}\) power supplies. However, in order for the output to swing to \(\pm 10 \mathrm{~V}\), the power supplies must be \(\pm 13.5 \mathrm{~V}\) or greater. When operating with \(\pm 12 \mathrm{~V}\) supplies, the output


FIGURE 3. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter


FIGURE 4. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

TABLE III. Digital Input/Analog Output, \(\pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}\).
\begin{tabular}{|c|c|c|c|}
\hline \multirow{3}{*}{ DIGITAL INPUT } & \multicolumn{3}{|c|}{ ANALOG OUTPUT VOLTAGE } \\
\cline { 2 - 4 } & 0 to +10 V & \(\pm 5 \mathrm{~V}\) & \(\pm 10 \mathrm{~V}\) \\
\hline \multicolumn{2}{|c|}{ 12-Bit Resolution } & & \\
MSB LSB & & & \\
\(\downarrow\) & \(\downarrow\) & & \\
11111111111 & +99976 V & +49976 V & +99951 V \\
10000000000 & +50000 V & 00000 V & 00000 V \\
01111111111 & +49976 V & -0.0024 V & -00049 V \\
00000000000 & 0.0000 V & -50000 V & -100000 V \\
1 1LSB & 2.44 mV & 244 mV & 488 mV \\
\hline
\end{tabular}
swing should be restricted to \(\pm 8 \mathrm{~V}\) in order to meet specifications.

\section*{LOGIC INPUT COMPATIBILITY}

The DAC811 digital inputs are TTL, LSTTL, and \(54 / 74 \mathrm{HC}\) CMOS-compatible over the operating range of \(\mathrm{V}_{\mathrm{DD}}\). The input switching threshold remains at the TTL threshold over the supply range.
The logic input current over temperature is low enough to permit driving the DAC811 directly from the outputs of 4000B and 54/74C CMOS devices.

\section*{INSTALLATION}

\section*{POWER SUPPLY CONNECTIONS}

Decoupling: For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram, Figure 5.


FIGURE 5. Power Supply, Gain, and Offset Potentiometer Connections.

These capacitors ( \(1 \mu \mathrm{~F}\) tantalum recommended) should be located close to the DAC811.
The DAC811 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. The Analog Common (pin 23) and Digital Common (pin 15) should be connected together at one point. Separate returns minimize current flow in low level signal paths if properly connected. Logic return currents are not added into the analog signal return path. \(\mathrm{A} \pm 0.5 \mathrm{~V}\) difference between ACOM and DCOM is permitted for specified operation. High frequency noise on DCOM with respect to ACOM may permit noise to be coupled through to the analog output, therefore, some caution is required in applying these common connections.

The Analog Common is the high quality return for the D/A converter and should be connected directly to the analog reference point of the system. The load driven by the output amplifier should be returned to the Analog Common.

\section*{EXTERNAL OFFSET AND GAIN ADJUSTMENT}

Offset and Gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 5. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(1.0 \mathrm{M} \Omega\) and \(3.9 \mathrm{M} \Omega\) resistors ( \(20 \%\) carbon or better) should be located close to the DAC811 to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 6, may be substituted in each case. The Gain Adjust (pin 22) is a high impedance point and a \(0.001 \mu \mathrm{~F}\) to \(0.01 \mu \mathrm{~F}\) ceramic capacitor should be connected from this pin to Analog Common to reduce noise pickup in all applications, including those not'employing external gain adjustment.


FIGURE 6. Equivalent Resistances.

\section*{OUTPUT RANGE CONNECTIONS}

Internal scaling resistors provided in the DAC811 may be connected to produce bipolar output voltage ranges of \(\pm 10 \mathrm{~V}\) and \(\pm 5 \mathrm{~V}\) or unipolar output voltage range of 0 to +10 V . The 20 V range ( \(\pm 10 \mathrm{~V}\) bipolar range) is internally connected. Refer to Figure 7. Connections for the output ranges are listed in Table IV.


FIGURE 7. Output Amplifier Voltage Range Scaling Circuit.

Table IV. Output Range Connections.
\begin{tabular}{|l|l|c|c|}
\hline \begin{tabular}{l} 
Output \\
Range
\end{tabular} & \begin{tabular}{c} 
Digital \\
Input Codes
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 25 To
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 27 To
\end{tabular} \\
\hline 0 to +10 V & USB & 24 & 23 \\
\(\pm 5 \mathrm{~V}\) & BOB or BTC & 24 & 26 \\
\(\pm 10 \mathrm{~V}\) & BOB or BTC & NC & 26 \\
\hline
\end{tabular}

\section*{APPLICATIONS}

\section*{MICROCOMPUTER BUS INTERFACING}

The DAC811 interface logic allows easy interface microcomputer bus structures. The control signal \(\overline{\mathrm{WR}}\) is derived from external device select logic and the I/O Write or Memory Write (depending upon the system design) signals from the microcomputer.
The latch enable lines \(\overline{\mathrm{N}_{\mathrm{A}}}, \overline{\mathrm{N}_{\mathrm{B}}}, \overline{\mathrm{N}_{\mathrm{C}}}\) and \(\overline{\text { LDAC }}\) determine which of the latches are enabled. It is permissible to enable two or more latches simultaneously as shown in some of the following examples.
The double-buffered latch permits data to be loaded into the input latches of several DAC81l's and later strobed into the D/A latch of all D/A's simultaneously updating all analog outputs. All the interface schemes shown below use a base address decoder. If blocks of memory are unused, the base address decoder can be simplified or eliminated altogether. For instance if half the memory space is unused, address line \(A_{15}\) of the microcomputer can be used as the chip select control.

\section*{4-BIT INTERFACE}

An interface to a 4-bit microcomputer is shown in Figure 8. Each DAC811 occupies four address locations. A 74LS139 provides the two to four decoder and selects these with the base address. Memory Write ( \(\overline{\mathrm{WR} \text { ) of the }}\)

FIGURE 8. Addressing and Control for 4-Bit Microcomputer Interface.
microcomputer is connected directly to the \(\overline{\mathrm{WR}}\) pin of the DAC811. A 8205 decoder is an alternative device to use instead of the 74LS139.

\section*{8-BIT INTERFACE}

The control logic of DAC811 permits interfacing to right- or left-justified data formats illustrated in Figure 9. When a 12-bit \(\mathrm{D} / \mathrm{A}\) converter is loaded from an 8 -bit


FIGURE 9. 12-Bit Data Formats for 8-Bit Systems.
bus, two bytes of data are required. Figures 10 and 11 show an addressing scheme for right-justified and leftjustified data respectively. The base address is decoded from the high-order address bits. \(A_{0}\) and \(A_{1}\) address the appropriate latches. Note that adjacent addresses are used. For the right-justified case \(\mathrm{X}_{10}{ }_{16}\) loads the 8 LSB's and \(\mathrm{X} 01_{16}\) loads the 4MSB's and simultaneously transfers input latch data to the D/A latch. Addresses X00 \({ }_{16}\) and \(\mathrm{X} 11_{16}\) are not used.
Left-justified data is handled in a similar manner, shown in Figure 11. The DAC811 still occupies two adjacent locations in the microcomputer's memory map.

\section*{INTERFACING MULTIPLE DAC811's IN 8-BIT SYSTEMS}

Many applications require that the outputs of several D/A converters be updated simultaneously such as


FIGURE 10. Right-Justified Data Bus Interface.
automatic test systems. The interface shown in Figure 12 uses a 74LS138 decoder to decode a set of eight adjacent addresses to load the input latches of four DAC811's. The example shows a right-justified data format.
A ninth address using \(A_{3}\) causes all DAC81l's to be updated simultaneously. If a particular DAC811 is always loaded last, for instance, D/A \#4, \(A_{3}\) is not needed, thus saving 8 address spaces for other uses. Incorporate \(\mathrm{A}_{3}\) into the Base Address Decoder, remove the inverter, connect the common \(\overline{\text { LDAC }}\) line to \(\overline{\mathbf{N}_{\mathrm{C}}}\) of D/A \#4, and connect G1 of the 74LS138 to +5 V .


FIGURE 11. Left-Justified Data Bus Interface.


FIGURE 12. Interfacing Multiple DAC 811's to an 8-Bit Bus.

\section*{12- AND 16-BIT MICROCOMPUTER INTERFACE}

For this application the input latch enable lines, \(\overline{\mathrm{N}}_{\mathrm{A}}, \overline{\mathrm{N}}_{\mathrm{B}}\), \(\overline{\mathrm{N}}_{\mathrm{C}}\) are tied low, causing the latches to be transparent. The D/A latch, and therefore DAC 811, is selected by the address decoder and strobed by \(\overline{\mathrm{WR}}\).

Integrated Circuit 12-Bit Resolution DIGITAL-TO-ANALOG CONVERTER

\section*{FEATURES}
- COMPLETE D/A CONVERTER: INTERNAL REFERENCE \(\pm 10 \mathrm{OUTPUT}\) OPERATIONAL AMPLIFIER
- \(\pm 1 / 2 L S B\) LINEARITY ERROR
- MONOTONICITY GUARANTEED \(0^{\circ} \mathrm{C} T O+70^{\circ} \mathrm{C}\)
- SETTLING TIME 7 \(\mu \mathrm{s}\), MAX
- \(\pm 12 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) POWER SUPPLY OPERATION
- 24-PIN MOLDED PLASTIC DIP
- LOWEST COST 12-BIT DAC


\section*{DESCRIPTION}

The low price of DACl200KP-V makes this 12 -bit resolution D/A converter the best value available for commercial applications.
The DAC1200 offers TTL input compatibility, guaranteed monotonicity over \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) and settling time of \(7 \mu \mathrm{sec}\) maximum. It comes complete with internal reference and output operational amplifier.
This precision component is made possible using Burr-Brown's proprietary monolithic integrated circuit process which has been optimized for converter circuits. A stable subsurface reference zener, lasertrimmed thin-film ladder resistors, and high speed current switches combine to give superior performance over the rated temperature range.
DAC1200 is priced and specified for applications where high resolution and monotonocity are the key application parameters and where tightly specified performance over temperature is not required. Because of the low price, it is feasible to use a 12-bit D/A converter for new applications in communications systems, control systems, medical systems, electronic games and personal computer peripherals.

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

Typical at \(+25^{\circ} \mathrm{C}\) and \(\pm \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}\) or \(15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}\) unless otherwise noted
\begin{tabular}{|c|c|c|}
\hline MODEL & DAC1200KP-V & UNITS \\
\hline \multicolumn{3}{|l|}{INPUTS} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input Code \({ }^{\text {(1) }}\) \\
Resolution \\
Digital Logic Inputs \({ }^{(2)}\). \\
\(\mathrm{V}_{\mathrm{IH}}, \min\) to max \\
\(\mathrm{V}_{\mathrm{L}}, \min\) to \(\max\) \\
\(\mathrm{I}_{\mathrm{H},}, \mathrm{V}_{1}=+2.7 \mathrm{~V}\), max \\
\(I_{L L}, V_{1}=+0.4 \mathrm{~V}\), max
\end{tabular} & \[
\begin{gathered}
\text { CSB, COB } \\
12 \\
\\
+2.4 \text { to }+V_{\text {DD }} \\
0 \text { to }+0.8 \\
+20 \\
-400
\end{gathered}
\] & \[
\begin{gathered}
\text { Bits } \\
\mathrm{V} \\
\mathrm{~V} \\
\mu \mathrm{~A} \\
\mu \mathrm{~A}
\end{gathered}
\] \\
\hline \multicolumn{3}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Linearity Error, max \({ }^{(3)}\) \\
Differential Linearity Error, max \\
Gain Error, max \({ }^{(3)(8)}\) \\
Unipolar Offset Error \({ }^{(5)(7)}\) \\
Bipolar Offset Error, max \({ }^{\text {(5)(8) }}\) \\
Monotonicity Over \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}^{\prime 9}\) \\
Sensitvity of Gain to Power \\
Supply Variations: \\
\(+V_{c c}\) and \(-V_{c c}\) \\
\(V_{D D}\)
\end{tabular} & \[
\begin{gathered}
\pm 0.018 \\
\pm 0024 \\
\pm 03 \\
\pm 20 \\
\pm 40 \\
12 \\
\\
\pm 0003 \\
\pm 00002
\end{gathered}
\] & \begin{tabular}{l}
\(\%\) of \(\mathrm{FSR}^{(4)}\) \\
\(\%\) of FSR \% mV \\
mV \\
Bits \\
\(\%\) of FSR/\%V \(\mathrm{V}_{\mathrm{cc}}\) \\
\(\%\) of FSR/\%VDD
\end{tabular} \\
\hline TEMPERATURE COEFFICIENTS Gain Bıpolar Offset & \[
\begin{gathered}
\pm 10 \\
\pm 8
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
SETTLING TIME to \(\pm 0.012 \%\) of FSR \({ }^{(10)}\) \\
20V Step and 2k \(\Omega\) Load, max
\end{tabular} & 7 & \(\mu \mathrm{sec}\) \\
\hline \multicolumn{3}{|l|}{OUTPUT} \\
\hline ANALOG OUTPUT Voltage Range, min Current, min \({ }^{(11)(12)}\) Impedance & \[
\begin{gathered}
\pm 2.5, \pm 5, \pm 10 \\
+5,+10 \\
\pm 5 \\
0.05
\end{gathered}
\] & \[
\begin{gathered}
V \\
\mathrm{~mA} \\
\Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
REFERENCE OUTPUT \\
Voltage \({ }^{(13)}\) \\
Source Current Available for External Loads, max Temperature Coefficient
\end{tabular} & \[
\begin{aligned}
& +6.3 \\
& +15 \\
& \pm 10
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{V}_{\mathrm{DD}} \\
\mathrm{~mA} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \multicolumn{3}{|l|}{POWER SUPPLY REQUIREMENTS} \\
\hline \begin{tabular}{l}
RATED VOLTAGE
\[
\begin{aligned}
& +V_{C C} /-V_{C C}{ }^{(14)} \\
& V_{D D}{ }^{(15)}
\end{aligned}
\] \\
CURRENT (no load), max \({ }^{(18)}\)
\[
+V_{c c} /-V_{c c}
\] \\
\(V_{D D}\)
\end{tabular} & \[
\begin{gathered}
+15 /-15 \\
+5 \\
+12 /-25 \\
+10
\end{gathered}
\] & \[
\begin{gathered}
V \\
V \\
m A \\
m A
\end{gathered}
\] \\
\hline \multicolumn{3}{|l|}{TEMPERATURE RANGE} \\
\hline For parameters specified over temp, min to max Storage, min to max & \[
\begin{gathered}
0 \text { to }+70 \\
-60 \text { to }+100
\end{gathered}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTES- (1) CSB = Complementary Straight Bınary (unıpolar), \(\mathrm{COB}=\) Complementary Offset Binary (bipolar). (2) Digital inputs are TTLcompatible for \(\mathrm{V}_{D D}\) over the range of +45 V to \(+\mathrm{V}_{\mathrm{Cc}}\). Digital input specs are guaranteed over \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). These specs are tested at \(25^{\circ} \mathrm{C}\) only (3) \(\pm 0.018 \%\) of FSR is \(3 / 4 \mathrm{LSB}\) at 12 bits. (4) FSR means Full Scale Range and is 20 V for a \(\pm 10 \mathrm{~V}\) range. (5) Adjustable to zero with external potentıometer. (6) Adjusting the Gain Adjust potentiometer rotates the transfer function about OV for unipolar operation and about minus full scale (-FS) for bipolar operation (7) Error at input code FFF \(_{H}\) for unipolar operation (output at OV). (8) Error at input code FFFH for bipolar operation (output at minus full scale, -FS) (9) Guaranteed. Tested at \(25^{\circ} \mathrm{C}\) only. (10) Guaranteed. Not tested (11) For operation with supply voltages of less than \(\pm 13 \mathrm{~V}\), load current must be limited to 1 mA . (12) Output may be indefinitely shorted to Common without damage (13) Tolerance is \(\pm 5 \%\). (14) Range of operation is \(\pm 11.4 \mathrm{~V}\) to \(\pm 165 \mathrm{~V}\). (15) \(V_{D D}\) may be operated up to \(+V_{c c}\) Digital input logic threshold remains at +1.4 V over the \(\mathrm{V}_{\text {oD }}\) range. (16) Typical power supply currents are about \(70 \%\) of the maximum.

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \(+\mathrm{V}_{\mathrm{cc}}\) to Common & .. 0 to +18 V \\
\hline - \(\mathrm{V}_{\mathrm{cc}}\) to Common & . 0 to -18 V \\
\hline \(V_{D D}\) to Common & 0 to +7V \\
\hline Digital Inputs (pins 1-12) to Common & -0.4 V to +18 V \\
\hline External Voltage Applied to Range Resistors & \(\pm 12 \mathrm{~V}\) \\
\hline REF OUT . ........................ Indef & short to Common \\
\hline External Voltage Applied to Analog Output & -5 V to +5 V \\
\hline Power Dissipation & 1000 mW \\
\hline Operating Temperature & 0 to \(+70^{\circ} \mathrm{C}\) \\
\hline Storage Temperature & \(-60^{\circ} \mathrm{C}\) to \(+100^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE: Stresses above those listed under "Absolute Maxımum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability

\section*{PIN ASSIGNMENTS}
\begin{tabular}{|cl|cl|}
\hline Pin & Description & Pin & Description \\
\hline 1 & Bit 1 (MSB) & 13 & Logic Supply, V \\
2 & Bit 2 & 14 & \(-V_{c c}\) \\
3 & Bit 3 & 15 & Vout \\
4 & Bit 4 & 16 & Reference Input \\
5 & Bit 5 & 17 & Bipolar Offset \\
6 & Bit 6 & 18 & 10V Range \\
7 & Bit 7 & 19 & 20V Range \\
8 & Bit 8 & 20 & Summing Junction \\
9 & Bit 9 & 21 & Common \\
10 & Bit 10 & 22 & +V Vc \\
11 & Bit 11 & 23 & Gain Adjust \\
12 & Bit 12 (LSB) & 24 & \(63 V\) Reference Out \\
\hline
\end{tabular}

CONNECTION DIAGRAM


NOTES. (1) Pin 16 is used only to connect the bipolar offset resistor An external reference voltage may not be used. (2) If connected to \(+\mathrm{V}_{\mathrm{cc}}\), which is permıssible, power dissıpatıon increases 75 mW typ, 100 mW max. (3) Values shown are for \(\pm 15 \mathrm{~V}\) supplies For supplies below \(\pm 135 \mathrm{~V}\) use \(27 \mathrm{M} \Omega\) in place of \(39 \mathrm{M} \Omega\) and \(75 \mathrm{M} \Omega\) in place of \(10 \mathrm{M} \Omega\)

\section*{MECHANICAL}


\section*{INSTALLATION AND OPERATING INSTRUCTIONS}

\section*{POWER SUPPLY CONNECTIONS}

Decoupling: For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagrams. These capacitors ( \(1 \mu \mathrm{~F}\) to \(10 \mu \mathrm{~F}\) tantalum) should be located close to the DACl 200 .

\section*{\(\pm 12 \mathrm{~V}\) OPERATION}

The DAC1200 is fully specified for operation on \(\pm 12 \mathrm{~V}\) power supplies. However, to use the \(\pm 10 \mathrm{~V}\) and 0 to +10 V ranges of the voltage output models, the power supplies must be \(\pm 13 \mathrm{~V}\) or greater. All other voltage output ranges and all current output ranges provide satisfactory operation with \(\pm 11.4 \mathrm{~V}\) supplies. The supplies should be balanced to obtain optimum performance.

\section*{EXTERNAL OFFSET AND GAIN ADJUSTMENT}

Offset and Gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in the connection diagrams and adjust as described below. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(3.9 \mathrm{M} \Omega\) and \(10 \mathrm{M} \Omega\) resistors ( \(20 \%\) carbon or better) should be located close to the DAC1200 to prevent noise pick-up. For operation with
supplies of less than \(\pm 13.5 \mathrm{~V}\), use \(2.7 \mathrm{M} \Omega\) and \(7.5 \mathrm{M} \Omega\) resistors in place of the \(3.9 \mathrm{M} \Omega\) and \(10 \mathrm{M} \Omega\) resistors, respectively. If it is not convenient to use these high value resistors, an equivalent " \(T\) " network, as shown in Figure 1, may be substituted in each case. The Gain Adjust (pin 23) is a high impedance point and a \(0.001 \mu \mathrm{~F}\) to \(0.01 \mu \mathrm{~F}\) ceramic capacitor should be connected from this pin to Common (pin 21) to reduce noise pick-up. Figures 2 and 3 illustrate the relationship of Offset and Gain adjustments to unipolar and bipolar D/A converter output.


FIGURE 1. Equivalent Resistances.


FIGURE 2. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.


FIGURE 3. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

Offset Adjustment: For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the Offset potentiometer for zero output.
For bipolar (COB, CTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the Offset potentiometer for minus full-scale voltage. Example: If the Full Scale Range is connected for 20 V , the maximum negative output voltage is -10 V . See Table I for corresponding codes. Offset should be adjusted before gain.
Gain Adjustment: For either unipolar or bipolar configurations, apply the digital input that should give the
maximum positive voltage output. Adjust the Gain potentiometer for this positive full-scale voltage. See Table I for positive full-scale voltages.

TABLE I. Digital Input/ Analog Output.
\begin{tabular}{|c|c|c|}
\hline \multicolumn{2}{|c|}{ Digital Input } & \multicolumn{2}{|c|}{ Analog Output } \\
\hline MSB LSB & 0 to +10 V & \(\pm 10 \mathrm{~V}\) \\
\cline { 2 - 3 } & +99976 V & +99951 V \\
000000000000 & +50000 & 00000 V \\
01111111111 & +49976 V & -00049 V \\
100000000000 & 0000 V & -100000 V \\
11111111111 & 244 mV & 488 mV \\
\hline One LSB & \\
\hline
\end{tabular}

To obtain values for other ranges
0 to +5 V range: divide 0 to +10 V range values by 2
\(\pm 5 \mathrm{~V}\) range divide \(\pm 10 \mathrm{~V}\) range values by 2
\(\pm 25 \mathrm{~V}\) range divide \(\pm 10 \mathrm{~V}\) range values by 4 .

\title{
Monolithic Microprocessor-Compatible 12-Bit Resolution DIGITAL-TO-ANALOG CONVERTER
}

\section*{FEATURES}
```

- COMPLETE D/A CONVERTER:
INTERNAL REFERENCE
\pmIOV OUTPUT OPERATIONAL AMPLIFIER
- MICROPROCESSOR INTERFACE LOGIC FOR A 4-, 8-
12- OR 16-BIT BUS
- MONOTONICITY GUARANTEED O}\mp@subsup{0}{}{\circ}\textrm{C}\mathrm{ to +70
- SETTLING TIME 7\mus, MAX
- }\pm12V to \pm15V POWER SUPPLY OPERATION
- 28-PIN MOLDED PLASTIC DIP
- LOWEST COST BUFFERED 12-BIT DAC

```


\section*{DESCRIPTION}

The low price of DAC1201KP makes this 12-bit resolution D/A converter the best value available for commercial applications requiring a microprocessor interface.
The DAC1201 features microprocessor interface logic, TTL input compatibility, guaranteed monotonicity over \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) and settling time of \(7 \mu \mathrm{~s}\) maximum.
The interface logic is partitioned in 4-bit nibbles permitting 4-, 8 -, 12 - and 16 -bit bus interface connections for right- or left-justified input words. Dual rank latches permit flexible timing operations for microprocessor control of the DACl 201 .
This precision component is made possible using Burr-Brown's proprietary monolithic integrated circuit process which has been optimized for converter circuits. A stable subsurface reference zener, lasertrimmed thin-film ladder resistors, and high speed current switches combine to give superior performance over the rated temperature range.
DAC1201 is priced and specified for applications where high resolution and monotonocity are the key application parameters and where tightly specified performance over temperature is not required. Because of the low price, it is feasible to use this 12-bit D/A converter for new applications in communications systems, electronic controllers, medical instrumentation, electronic games and personal computer peripherals.

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

Typical at \(+25^{\circ} \mathrm{C}\) and \(\pm \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}\) or \(15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}\) unless otherwise noted
\begin{tabular}{|c|c|c|}
\hline MODEL & DAC1201KP-V & UNITS \\
\hline \multicolumn{3}{|l|}{INPUTS} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input Code \({ }^{(1)}\) \\
Resolution \\
Digital Logic Inputs \({ }^{(2)}\) \\
\(V_{\mathrm{IH}}, \min\) to max \\
\(V_{\mathrm{IL}}, \min\) to max \(^{2}\) \\
\(l_{I_{1 H}}, V_{1}=+27 \mathrm{~V}\), max \\
\(\mathrm{I}_{\mathrm{L}}, \mathrm{V}_{1}=+04 \mathrm{~V}\), max
\end{tabular} & \[
\begin{aligned}
& \text { USB, BOB } \\
& 12 \\
& \begin{array}{l}
+24 \text { to }+V_{c c} \\
0 \text { to }+0.8 \\
+20 \\
\pm 30
\end{array}
\end{aligned}
\] & \begin{tabular}{l}
Bits \\
V \\
V \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline \multicolumn{3}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Linearity Error, max \({ }^{(3)}\) \\
Differential Linearity Error, max \\
Gain Error, max \({ }^{(5)(8)}\) \\
Unipolar Offset Error \({ }^{(5 / 7)}\) \\
Bipolar Offset Error, max \({ }^{\text {(5)(a) }}\) \\
Monotonicity Over \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}^{(9)}\) \\
Sensitivity of Gain to Power \\
Supply Variations \\
\(+V_{c c}\) and \(-V_{c c}\) \\
\(V_{D D}\)
\end{tabular} & \[
\begin{gathered}
\pm 0018 \\
\pm 0024 \\
\pm 0.3 \\
\pm 20 \\
\pm 40 \\
12 \\
\\
\pm 0.002 \\
\pm 0.006
\end{gathered}
\] & \% of FSR
\% of \({ }^{(4)}\)
\(\%\)
mV
mV
Bits
\% of FSR/\%V
\% of \(\mathrm{FSR} / \% \mathrm{~V}_{\text {oc }}\) \\
\hline TEMPERATURE COEFFICIENTS Gain Bipolar Zero \({ }^{(10)}\) & \[
\begin{gathered}
\pm 10 \\
\pm 6
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline SETTLING TIME (to \(\pm 0.012 \%\) of FSR) \({ }^{(11)}\) 20 V step and \(2 \mathrm{k} \Omega\) load, max & 7 & \(\mu \mathrm{s}\) \\
\hline \multicolumn{3}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
ANALOG OUTPUT \\
Voltage Range, \(\min ^{(12)}\) \\
Current, min \({ }^{\text {(13) }}\) \\
Impedance
\end{tabular} & \[
\begin{gathered}
\pm 5, \pm 10,+10 \\
\pm 5 \\
0.2
\end{gathered}
\] & \[
\begin{gathered}
V \\
\mathrm{~mA} \\
\Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
REFERENCE OUTPUT \\
Voltage \({ }^{(14)}\) \\
Source Current Available for External Loads, max Temperature Coefficient
\end{tabular} & \[
\begin{aligned}
& +6.3 \\
& +1.5 \\
& \pm 10
\end{aligned}
\] & \[
\begin{gathered}
V \\
\mathrm{~mA} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \multicolumn{3}{|l|}{POWER SUPPLY REQUIREMENTS} \\
\hline \begin{tabular}{l}
RATED VOLTAGE
\[
\begin{aligned}
& +V_{c c} /-V_{c c}{ }^{(15)(18))} \\
& V_{D 0}{ }^{(177)}
\end{aligned}
\] \\
CURRENT (no load), max \({ }^{(18)}\)
\[
+V_{c c} /-V_{c c}
\] \\
\(V_{D D}\)
\end{tabular} & \[
\begin{gathered}
+15 /-15 \\
+5 \\
+25 /-35 \\
+15
\end{gathered}
\] & \[
\begin{gathered}
V \\
V \\
m A \\
\mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{3}{|l|}{TEMPERATURE RANGE} \\
\hline For parameters specified over temp, min to max Storage, min to max & \[
\begin{gathered}
0 \text { to }+70 \\
-60 \text { to }+100
\end{gathered}
\] & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTES: (1) USB \(=\) Unipolar Straight Binary, BOB \(=\) Bipolar Offset Binary. (2) Digital inputs are TTL-compatible for \(\mathrm{V}_{\mathrm{DD}}\) over the range of +4.5 V to 5.5 V . Digital input specs are guaranteed over \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\). The specs are tested at \(25^{\circ} \mathrm{C}\) only. (3) \(\pm 0.018 \%\) of FSR is \(3 / 4\) LSB for 12 bits (4) FSR means Full-Scale Range and is 20 V for a \(\pm 10 \mathrm{~V}\) range. (5) Adjustable to zero with external potentiometer. (6) Adjusting the Gain Adjust potentiometer rotates the transfer function about OV for unipolar operation and about minus full scale (-FS) for bipolar operation. (7) Error at input code \(000_{\mathrm{H}}\) for unipolar operation (output at OV). (8) Error at input code \(000_{\mathrm{H}}\) for bipolar operation (output at minus full scale, -FS). (9) Guaranteed Tested at \(25^{\circ} \mathrm{C}\) only. (10) Drift at OV output for bipolar operation (input code \(\mathbf{1 0 0}_{H}\) ). (11) Guaranteed. Not tested. (12) Minimum supply voltage required for \(\pm 10 \mathrm{~V}\) output swing \(\pm 13.5 \mathrm{~V}\). Output swing for \(\pm 11.4 \mathrm{~V}\) supplies is at least -8 V to +8 V .
(13) Output may be indefinitely shorted to Common without damage. (14) Tolerance is \(\pm 5 \%\). (15) The maximum voltage separation between ACOM and DCOM without affecting accuracy is \(\pm 0.5 \mathrm{~V}\). (16) Range
of operation is \(\pm 114 \mathrm{~V}\) to \(\pm 16.5 \mathrm{~V}\). (17) Range of operation is +4.5 V to +5.5 V . (18) Typical power supply currents are approximately \(70 \%\) of the maximum.

\section*{ABSOLUTE MAXIMUM RATINGS}


NOTE Stresses above those listed under "Absolute Maxımum Ratıngs" may cause permanent damage to the device Exposure to absolute maximum conditions for extended periods may affect device reliability

\section*{MECHANICAL}


\section*{TIMING DIAGRAMS}


Digital Interface Tımıng Over Temperature Range \(t_{\text {wp }}, \overline{W R}\) pulse width, min

50ns 50ns

tow, data valid to end of \(\overline{W R}\), mın
80 ns
tow, data valid to end of WR, m
ton data valid hold time, min
Ons

\section*{PIN NOMENCLATURE}
\begin{tabular}{|c|c|c|c|c|c|}
\hline PIN & NAME & FUNCTION & PIN & NAME & FUNCTION \\
\hline 1 & Vod & Logic Supply, +5 V & 14 & D4 & DATA, Bit 5 \\
\hline 2 & \(\overline{W R}\) & WRITE, command signal to load latches Logic low loads latches & 15 & DCOM & DIGITAL COMMON, Voo supply return \\
\hline 3 & \(\overline{\text { LDAC }}\) & LOAD D/A CONVERTER, enables \(\overline{W R}\) to load the D/A latch Logic low enables & 16 & \(D_{0}\)
\(D_{1}\) & DATA, Bit 1, LSB
DATA, Bit 2 \\
\hline 4 & \(\overline{N_{A}}\) & NYBBLE A, enables \(\overline{W R}\) to load input latch \(A\) (the most significant nybble Logic low enables & 18 & \(D_{2}\)
\(D_{3}\) & DATA, Bit 3 \\
\hline 5 & \(\overline{N_{B}}\) & NYBBLE B, enables \(\overline{W R}\) to load input latch B Logic low enables & 20
21 & \(+V_{c c}\)
\(-V_{c c}\) & \begin{tabular}{l}
Analog Supply Input, +15 V or +12 V \\
Analog Supply Input, -15 V or -12 V
\end{tabular} \\
\hline 6 & \(\overline{N_{c}}\) & NYBBLE C, enables \(\overline{W R}\) to load input latch \(C\) (the least significant nybble) Logic low enables & 22 & GAIN ADJ
ACOM & To externally adjust gain ANALOG COMMON, \(\pm \mathrm{V}_{c c}\) supply return \\
\hline 7 & \(\mathrm{D}_{11}\) & DATA, Bit 12, MSB, positive true & 24 & Vout & D/A converter voltage output \\
\hline 8 & \(\mathrm{D}_{10}\) & DATA, Bit 11 & 25 & 10V RANGE & Connect to pin 24 for 10V Range \\
\hline 9 & D9 & DATA, Bit 10 & 26 & SJ & SUMMING JUNCTION of output amplifier \\
\hline 10 & \(\mathrm{D}_{8}\) & DATA, Bit 9 & 27 & BPO & BIPOLAR OFFSET Connect to pin 26 for Bipolar \\
\hline 11 & \(\mathrm{D}_{7}\) & DATA, Bit 8 & & & Operation \\
\hline 12 & \(\mathrm{D}_{6}\) & DATA, Bit 7 & 28 & REF OUT & 63 V reference output \\
\hline 13 & \(\mathrm{D}_{5}\) & DATA, Bit 6 & & & \\
\hline
\end{tabular}


FIGURE 1. DACl201 Block Diagram.

\section*{OPERATION}

\section*{INTERFACE LOGIC}

Input latches A, B, and C hold data temporarily while a complete 12-bit word is assembled before loading into the \(\mathrm{D} / \mathrm{A}\) register. This double-buffered organization prevents the generation of spurious analog output values. Each register is independently addressable.
These input latches are controlled by \(\overline{\mathrm{N}_{\mathrm{A}}}, \overline{\mathrm{N}_{\mathrm{B}}}, \overline{\mathrm{N}_{\mathrm{C}}}\) and \(\overline{\mathrm{WR}} . \overline{\mathrm{N}_{\mathrm{A}}}, \overline{\mathrm{N}_{\mathrm{B}}}\), and \(\overline{\mathrm{N}_{\mathrm{C}}}\) are internally NORed with \(\overline{\mathrm{WR}}\) so that the input latches transmit data when both \(\overline{\mathbf{N}_{\mathrm{A}}}\) (or \(\overline{\mathrm{N}_{\mathrm{B}}}, \overline{\mathrm{N}_{\mathrm{C}}}\) ) and \(\overline{\mathrm{WR}}\) are at logic " 0 ". When either \(\overline{\mathrm{N}_{\mathrm{A}}}\) (or \(\overline{\mathrm{N}_{\mathrm{B}}}\), \(\overline{\mathbf{N}_{\mathrm{C}}}\) ) or \(\overline{\mathrm{WR}}\) go to logic " 1 ", the input data is latched into the input registers and held until both \(\overline{\mathbf{N}_{\mathrm{A}}}\) (or \(\overline{\mathrm{N}_{\mathrm{B}}}, \overline{\mathrm{N}_{\mathrm{C}}}\) ) and \(\overline{\mathrm{WR}}\) go to logic " 0 ".

The D/A latch is controlled by \(\overline{\text { LDAC }}\) and \(\overline{W R} \cdot \overline{\text { LDAC }}\) and \(\overline{\mathrm{WR}}\) are internally NORed so that the latches
transmit data to the D/A switches when both \(\overline{\text { LDAC }}\) and \(\overline{W R}\) are at logic " 0 ". When either \(\overline{\mathrm{LDAC}}\) or \(\overline{\mathrm{WR}}\) are at logic " l ", the data is latched in the D/A latch and held until \(\overline{\text { LDAC }}\) and \(\overline{\mathrm{WR}}\) go to logic " 0 ".

All latches are level-triggered. Data present when the control signals are logic " 0 " will enter the latch. When any one of the control signals returns to logic " 1 ", the data is latched. A truth table for all latches is given in Table I.

TABLE I. DAC1201 Interface Logic Truth Table.
\begin{tabular}{|c|c|c|c|c|l|}
\hline WR & \(\mathrm{N}_{A}\) & \(\mathrm{~N}_{\mathbf{B}}\) & \(\mathbf{N}_{\mathbf{c}}\) & LDAC & \multicolumn{1}{|c|}{ Operation } \\
\hline 1 & X & X & X & X & No Operation \\
0 & 0 & 1 & 1 & 1 & Enables Input Latch 4MSBs \\
0 & 1 & 0 & 1 & 1 & Enables Input Latch 4 Middle Bits \\
0 & 1 & 1 & 0 & 1 & Enables Input Latch 4LSBs \\
0 & 1 & 1 & 1 & 0 & Loads D/A Latch From Input Latches \\
0 & 0 & 0 & 0 & 0 & All Latches Transparent \\
\hline
\end{tabular}
" X " = Don't Care.

\section*{GAIN AND OFFSET ADJUSTMENTS}

Figures 2 and 3 illustrate the relationship of Offset and Gain adjustments to unipolar and bipolar D/A converter output.


FIGURE 2. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.


FIGURE 3. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

\section*{OFFSET ADJUSTMENT}

For unipolar (USB) configurations, apply the digital input code that should produce zero voltage output and adjust the Offset potentiometer for zero output. For bipolar (BOB, BTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the Offset potentiometer for minus full-scale voltage. Example: If the full-scale range
is connected for 20 V , the maximum negative output voltage is -10 V . See Table II for corresponding codes.

TABLE II. Digital Input/Analog Output, \(\pm \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{~V}\).
\begin{tabular}{|c|c|c|c|}
\hline Digital Input & \multicolumn{3}{|c|}{Analog Output} \\
\hline 12-Bit Resolution & 0 to +10 V & \(\pm 5 \mathrm{~V}\) & \(\pm 10 \mathrm{~V}\) \\
\hline \[
\begin{array}{lr}
\text { MSB } & \text { LSB }
\end{array}
\] & & & \\
\hline 111111111111 & +99976V & +4.9976V & +9 9951V \\
\hline 100000000000 & +50000V & 0.0000 V & 00000 V \\
\hline 011111111111 & +49976V & -0.0024V & -0 0049V \\
\hline 000000000000 & 0.0000 V & -50000V & -100000V \\
\hline 1LSB & 244 mV & 244 mV & 488 mV \\
\hline
\end{tabular}

\section*{GAIN ADJUSTMENT}

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive volt age output. Adjust the Gain potentiometer for this positive full-scale voltage. See Table II for positive full-scale voltages.

\section*{\(\pm 12 \mathrm{~V}\) OPERATION}

The DAC1201 is fully specified for operation on \(\pm 12 \mathrm{~V}\) power supplies. However, in order for the output to swing to \(\pm 10 \mathrm{~V}\), the power supplies must be \(\pm 13.5 \mathrm{~V}\) or greater. When operating with \(\pm 12 \mathrm{~V}\) supplies, the output swing should be restricted to \(\pm 8 \mathrm{~V}\) in order to meet specifications.

\section*{INSTALLATION}

POWER SUPPLY CONNECTIONS
Decoupling: For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram, Figure 4.


FIGURE 4. Power Supply, Gain, and Offset Potentiometer Connections.

These capacitors ( \(1 \mu \mathrm{~F}\) to \(10 \mu \mathrm{~F}\) tantalum recommended) should be located close to the DAC1201.
The DAC1201 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. The Analog Common (pin 23) and Digital Common (pin 15) should be connected together at one point. Separate returns minimize current flow in low-level signal paths if properly connected. Logic return currents are not added into the analog signal return path. \(\mathrm{A} \pm 0.5 \mathrm{~V}\) difference between ACOM and DCOM is permitted for specified operation. High frequency noise on DCOM with respect to ACOM may permit noise to be coupled through to the analog output; therefore, some caution is required in applying these common conections.
The Analog Common is the high quality return for the D/A converter and should be connected directly to the analog reference point of the system. The load driven by the output amplifier should be returned to the Analog Common.

\section*{EXTERNAL OFFSET AND GAIN ADJUSTMENT}

Offset and Gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 4. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(1.0 \mathrm{M} \Omega\) and \(3.9 \mathrm{M} \Omega\) resistors ( \(20 \%\) carbon or better) should be located close to the DACl201 to prevent noise pick-up. If it is not convenient to use these high value resistors, and equivalent "T" network, as shown in Figure 5, may be substituted in each case. The Gain Adjust (pin 22) is a high impedance point and a \(0.001 \mu \mathrm{~F}\) to \(0.01 \mu \mathrm{~F}\) ceramic capacitor should be connected from this pin to Analog Common to reduce noise pick-up in all applications, including those not employing external gain adjustment.

\section*{OUTPUT RANGE CONNECTIONS}

Internal-scaling resistors provided in the DACl201 may be connected to produce bipolar output voltage ranges of \(\pm 10 \mathrm{~V}\) and \(\pm 5 \mathrm{~V}\) or unipolar output voltage range of 0
to +10 V . The 20 V range ( \(\pm 10 \mathrm{~V}\) bipolar range) is internally connected. Refer to Figure 6. Connections for the output ranges are listed in Table III.


FIGURE 5. Equivalent Resistances.


DAC1201KP-V

FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

TABLE III. Output Range Connections.
\begin{tabular}{|l|l|c|c|}
\hline \begin{tabular}{c} 
Output \\
Range
\end{tabular} & \begin{tabular}{c} 
Digital \\
Input Codes
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 25 To
\end{tabular} & \begin{tabular}{c} 
Connect \\
Pin 27 To
\end{tabular} \\
\hline 0 to +10 V & USB & 24 & 23 \\
\(\pm 5 \mathrm{~V}\) & BOB or BTC & 24 & 26 \\
\(\pm 10 \mathrm{~V}\) & BOB or BTC & NC & 26 \\
\hline
\end{tabular}


\title{
Monolithic 16-Bit Resolution DIGITAL-TO-ANALOG CONVERTER
}

\section*{FEATURES}
- COMPLETE D/A CONVERTER:

INTERNAL REFERENCE \(\pm 10 \mathrm{O}\) OUTPUT OPERATIONAL AMPLIFIER
- 14-BIT ACCURACY (K GRADE):
\(\pm 0.003 \%\) FSR LINEARITY ERROR
14-BIT MONOTONICITY GUARANTEED \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
- SETtLING TIME \(10 \mu \mathrm{~s}\), max
- \(\pm 15 V\) POWER SUPPLY OPERATION
- 24-PIN MOLDED PLASTIC DIP

\section*{DESCRIPTION}

The low prices of DAC1600JP and DAC1600KP make these very-high resolution \(\mathrm{D} / \mathrm{A}\) converters the best value available.

The DAC1600 family offers TTL input compatibility, guaranteed monotonicity (13-bit, J grade; 14-bit, K grade) over \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) and settling time of \(10 \mu \mathrm{sec}\) maximum.
This precision component is made possible using Burr-Brown's proprietary monolithic integrated circuit process which has been optimized for converter circuits. A stable súbsurface reference zener, lasertrimmed thin-film ladder resistors, and high speed current switches combine to give superior performance over the rated temperature range.
The DAC1600 is priced and specified for applications where high resolution and monotonocity are the key application parameters and where tightlyspecified performance over temperature is not required. Because of the low price, it is feasible to use a 16-bit D/A converter for new applications in communications systems, electronic controllers, electronic games, and personal computer peripherals.


International Airport Industrial Park - P.0. Box 11400 - Tucson, Arizona 85734-Tel. (602) 746-1111 - Twx-910-952-1111 - Cable B8RCORP - Telex. 66-6491

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

Typical at \(+25^{\circ} \mathrm{C} . \pm \mathrm{V}_{C C}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|}
\hline MODEL & DAC1600JP-V & DAC1600KP-V & UNITS \\
\hline \multicolumn{4}{|l|}{INPUTS} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input Code \({ }^{(1)}\) \\
Resolution, max \\
Digital Logic Inputs \({ }^{(2)}\) \\
\(V_{I_{H}}\) min to max \\
\(V_{L L}\), min to max \\
\(\mathrm{l}_{\mathrm{H}}, \mathrm{V}_{1}=+27 \mathrm{~V}\), max \\
\(\mathrm{I}_{\mathrm{L}}, \mathrm{V}_{1}=+0.4 \mathrm{~V}\), max
\end{tabular} & \[
\begin{gathered}
C O B \\
16 \\
+24 \text { to }+V_{D D} \\
-1.0 \text { to }+08 \\
+40 \\
-05
\end{gathered}
\] &  & \begin{tabular}{l}
Bits \\
V \\
V \\
\(\mu \mathrm{A}\) \\
mA
\end{tabular} \\
\hline \multicolumn{4}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Linearity Error, max \({ }^{(3)}\) Differential Linearity Error, max \\
Gain Error, max \({ }^{(15418)}\) Bipolar Zero Error, max \({ }^{(5)}\) Monotonicity Over \(0^{\circ} \mathrm{C}\) to
\[
+70^{\circ} \mathrm{C}^{[7]}
\] \\
Sensitivity of Gain to Power Supply Variations \(\pm \mathrm{V}_{\mathrm{cc}}\) \\
\(V_{D O}\)
\end{tabular} & \[
\begin{gathered}
\pm 0006 \\
\\
\pm 0012 \\
\pm 03 \\
40 \\
\\
13 \\
\\
\pm 0.002 \\
\pm 00002
\end{gathered}
\] & \(\pm 0003\)
\[
\pm 0.006
\] & \begin{tabular}{l}
\(\%\) of FSR \(^{(4)}\) \\
\(\%\) of FSR \% mW \\
Bits \\
\(\%\) of FSR/\%VCc \\
\(\%\) of FSR/\%VDD
\end{tabular} \\
\hline TEMPERATURE COEFFICIENTS Gain Bipolar Zero & \[
\begin{gathered}
\pm 10 \\
\pm 5
\end{gathered}
\] & * & \[
\begin{gathered}
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline SETTLING TIME (to \(\pm 0003 \%\) of FSR) \({ }^{(8)}\), 10 V step and \(2 \mathrm{k} \Omega\) load, max & 10 & * & \(\mu \mathrm{sec}\) \\
\hline \multicolumn{4}{|l|}{OUTPUT} \\
\hline ANALOG OUTPUT Voltage Range, min Current, min \({ }^{(9)}\) Impedance & \[
\begin{gathered}
\pm 10 \\
\pm 5 \\
015
\end{gathered}
\] & * & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\Omega
\end{gathered}
\] \\
\hline REFERENCE OUTPUT Voltage \({ }^{(10)}\) Source Current Available for External Loads, max Temperature Coefficient & \[
\begin{aligned}
& +63 \\
& +15 \\
& \pm 10
\end{aligned}
\] & * & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \multicolumn{4}{|l|}{POWER SUPPLY REQUIREMENTS} \\
\hline \begin{tabular}{l}
RATED VOLTAGE \(\pm V_{c c}{ }^{(11)}\) \\
\(V_{D O}{ }^{(12)}\) \\
CURRENT, max \({ }^{(13)}\) \\
\(\pm \mathrm{V}_{\mathrm{cc}}\) \\
\(V_{D D}\)
\end{tabular} & \[
\begin{gathered}
15 \\
+5 \\
\\
35 \\
8
\end{gathered}
\] &  & \begin{tabular}{l}
V
V \\
mA mA
\end{tabular} \\
\hline \multicolumn{4}{|l|}{TEMPERATURE RANGE} \\
\hline For parameters specified over temp, mın/max Storage, min/max & \[
\begin{gathered}
0 \text { to }+70 \\
-60 \text { to }+100
\end{gathered}
\] & * & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] \\
\hline
\end{tabular}

NOTES (1) \(\mathrm{COB}=\) Complementary Offset Bınary (2) Digıtal inputs are TTL-compatıble for \(\mathrm{V}_{D D}\) over the range of +45 V to \(+\mathrm{V}_{c c}\) Digital input specs are guaranteed over \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) These specs are tested at \(25^{\circ} \mathrm{C}\) only (3) \(\pm 0003 \%\) of FSR is \(1 / 2\) LSB at 14 bits (4) FSR means Full Scale Range and is 20 V for a \(\pm 10 \mathrm{~V}\) range (5) Adjustable to zero with external potentiometer. (6) Adjusting the gain potentiometer rotates the transfer function around Bipolar Zero, OV (Input Code 7FFFH) (7) Guaranteed Tested at \(25^{\circ} \mathrm{C}\) only (8) Guaranteed Not tested (9) Output may be indefinitely shorted to Common without damage (10) Tolerance is \(\pm 5 \% \quad\) (11) Range of operation is \(\pm 135 \mathrm{~V}\) to \(\pm 165 \mathrm{~V}\) (12) \(V_{D D}\) may be operated up to \(+V_{c c}\). Digital input logic threshold remains at +14 V over the VoD range (13) Typical power supply currents are about \(50 \%\) of the maxımum

\section*{ABSOLUTE MAXIMUM RATINGS}


\section*{MECHANICAL}


\section*{CONNECTION DIAGRAM}


ORDERING INFORMATION
\begin{tabular}{|c|c|}
\hline Model & \begin{tabular}{c} 
Linearity Error \& \\
Monotonicity for
\end{tabular} \\
\hline DAC1600JP-V & 13 bits \\
DAC1600KP-V & 14 bits \\
\hline
\end{tabular}

\section*{PIN ASSIGNMENTS}
\begin{tabular}{|r|l|c|l|}
\hline Pin & Description & Pin & Description \\
\hline 1 & Bit 1 (MSB) & 13 & Bit 13 \\
2 & Bit 2 & 14 & Bit 14 \\
3 & Bit 3 & 15 & Bit 15 \\
4 & Bit 4 & 16 & Bit 16 (LSB) \\
5 & Bit 5 & 17 & Vout \(^{6}\) \\
6 & Bit 6 & 18 & V \(_{\text {DD }}\) \\
7 & Bit 7 & 19 & \(-V_{c c}\) \\
8 & Bit 8 & 20 & Common \\
9 & Bit 9 & 21 & Summing Junction (Zero Adjust) \\
10 & Bit 10 & 22 & Gain Adjust \\
11 & Bit 11 & 23 & +Vcc \\
12 & Bit 12 & 24 & +6 3V Reference Output \\
\hline
\end{tabular}

\section*{OPERATING INSTRUCTIONS}

\section*{POWER SUPPLY CONNECTIONS}

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. \(1 \mu \mathrm{~F}\) to \(10 \mu \mathrm{~F}\) tantalum capacitors should be located close to the \(\mathrm{D} / \mathrm{A}\) converter.

\section*{EXTERNAL ZERO AND GAIN ADJUSTMENT}

Zero and gain may be trimmed by installing external zero and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjust as described below. TCR of the potentiometers should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The \(3.9 \mathrm{M} \Omega\) and \(270 \mathrm{k} \Omega\) resistors ( \(\pm 20 \%\) carbon or better) should be located close to the D/A converter to prevent noise pickup. If it is not convenient to use these high-value resistors, an equivalent "T" network, as shown in Figure 1, may be substituted in place of the \(3.9 \mathrm{M} \Omega\) part. A \(0.001 \mu \mathrm{~F}\) to \(0.01 \mu \mathrm{~F}\) ceramic capacitor should be connected from Gain Adjust to Common to prevent noise pickup. See Figure 2 for relationship of zero and gain adjustment.


FIGURE 1. Equivalent Resistances.

\section*{Zero Adjustment}

Apply the digital input code that produces zero output voltage or current. See Table I for corresponding codes and the Connection Diagram for zero adjustment circuit connections. Zero calibration should be made before gain calibration.

\section*{Gain Adjustment}

Apply the digital input that gives the maximum positive output voltage. Adjust the gain potentiometer for this positive full scale voltage. See Table I for positive full scale voltages and the Connection Diagram for gain adjustment circuit connections.


FIGURE 2. Relationship of Zero and Gain Adjustment.

TABLE I. Calibration Table.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{3}{*}{ Digital Input } & & \multicolumn{3}{|c|}{ Analog Output } \\
\cline { 3 - 5 } & Description & 16 -bit & 15 -bit & 15 -bit \\
\hline One LSB & One LSB & \(305 \mu \mathrm{~V}\) & \(610 \mu \mathrm{~V}\) & \(1224 \mu \mathrm{~V}\) \\
\(0000_{\mathrm{H}}\) & + Full Scale & +999960 V & 999939 V & +999878 V \\
\(7 \mathrm{FFF}_{\mathrm{H}}\) & Bipolar Zero & 0 V & 0 V & 0 V \\
FFFF \(_{\mathrm{H}}\) & - Full Scale & -10.00000 V & -1000000 V & -10.00000 V \\
\hline
\end{tabular}

\section*{INSTALLATION CONSIDERATIONS}

This D/A converter family is laser-trimmed to 14-bit linearity. The design of the device makes the 16 -bit resolution available. If 16 -bit resolution is not required, bit 15 and bit 16 should be connected to \(V_{D D}\) through a single \(1 \mathrm{k} \Omega\) resistor.
Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16 -bit converter with a 20 V full-scale range, 1 LSB is \(305 \mu \mathrm{~V}\). With a load current of 5 mA , series wiring and connector resistances of only \(60 \mathrm{~m} \Omega\) will cause the output to be in error by 1LSB. To understand what this means in terms of a sytem layout, the resistance of \#23 wire is about \(0.021 \Omega / \mathrm{ft}\). Neglecting contact resistance, less than 18 inches of wire will produce a \(1 / 2\) LSB error in the analog output voltage!
In Figure 3 lead and contact resistances are represented by \(\mathbf{R}_{1}\) through \(\mathbf{R}_{3}\). As long as the load resistance \(\mathbf{R}_{\mathrm{L}}\) is constant, \(R_{1}\) simply introduces a gain error and can be removed during initial calibration. \(R_{2}\) is part of \(R_{L}\), if the output voltage is sensed at Common, and therefore introduces no error. \(R_{L}\) should be located as close as possible to the \(\mathrm{D} / \mathrm{A}\) converter for optimum performance. The effect of \(R_{3}\) is negligible.

In many applications it is impractical to sense the output voltage at the output pin. Sensing the output voltage at the system ground point is permissible with the DACl600 family because the \(D / A\) converter is designed to have a constant return current of approximately 2 mA flowing from Common. The variation in this current is under \(20 \mu \mathrm{~A}\) (with changing input codes), therefore \(\mathrm{R}_{3}\) can be as large as \(3 \Omega\) without adversely affecting the linearity of the \(D / A\) converter. The voltage drop across \(R_{3}\left(R_{3} \times 2 m A\right)\) appears as zero error and can be removed with the zero calibration adjustment. This alternate sensing point (the system ground point) is shown in Figure 3.
The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section tor any external field. This reduces radiation pickup in the circuit.


FIGURE 3. Output Circuit.


\author{
AVAILABLE IN DIE FORM
}

\title{
Low Cost 12-Bit CMOS Four-Quadrant Multiplying DIGITAL-TO-ANALOG CONVERTER
}

\section*{FEATURES}
- FULL FOUR-QUADRANT MULTIPLICATION
- 12-BIT END-POINT LINEARITY
- DIFFERENTIAL LINEARITY \(\pm 1 / 2 L S B\) MAX OVER TEMPERATURE (K/B/T GRADES)
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- TTL-/CMOS-COMPATIBLE
- SINGLE +5V TO +15V SUPPLY
- LATCH-UP RESISTANT
- 7521/7541/7541A REPLACEMENT
- PACKAGES: HERMETIC DIP, PLASTIC DIP, PLASTIC SOIC

\section*{DESCRIPTION}

The Burr-Brown DAC7541A is a low cost 12-bit, four-quadrant multiplying digital-to-analog converter. Laser-trimmed thin-film resistors on a monolithic CMOS circuit provide true 12-bit integral and differential linearity over the full specified temperature ranges.
The DAC7541A is a direct, improved pin-for-pin replacement for 7521, 7541, and 7541A industry standard parts. In addition to standard 18-pin plastic and hermetic ceramic packages, the DAC7541A is also available in a surface-mount plastic 18-pin SOIC.
- LOW COST

FUNCTIONAL DIAGRAM


\footnotetext{
International Airport Industrial Park • P.0. Box 11400 - Tucson, Arizona \(85734 \bullet\) Tel.: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491
}

\section*{SPECIFICATIONS}

ELECTRICAL
\(\mathrm{At}+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V}\) or \(+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{PIN} 1}=\mathrm{V}_{\mathrm{PIN} 2}=0 \mathrm{~V}\) unless otherwise specified


MECHANICAL


U Package-18-Pin Plastic SOIC
\begin{tabular}{|c|r|r|r|r|r|}
\hline \multirow{2}{*}{} & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } DIM & MIN & MAX & MIN & MAX \\
\hline A & 450 & 466 & 1143 & 1184 \\
\hline A \(_{1}\) & 443 & 446 & 1125 & 1133 \\
\hline B & 286 & 302 & 726 & 767 \\
\hline B \(_{1}\) & 270 & 285 & 686 & 724 \\
\hline C & 093 & 108 & 236 & 274 \\
\hline D & 015 & 019 & 038 & 048 \\
\hline G & 050 BASIC & \multicolumn{2}{|c|}{127 BASIC } \\
\hline H & 026 & 034 & 066 & 086 \\
\hline J & 008 & 012 & 020 & 030 \\
\hline L & 390 & 422 & 991 & 1072 \\
\hline M & \(0^{\circ}\) & \(10^{\circ}\) & \(0^{\circ}\) & \(10^{\circ}\) \\
\hline N & 000 & 012 & 000 & 030 \\
\hline
\end{tabular}


\section*{ABSOLUTE MAXIMUM RATINGS*}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\(V_{\text {DD }}(\mathrm{pin} 16)\) to Ground .. ..... .. ............... +17V} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
\(V_{\text {ref }}(\) pin 17) to Ground \\
\(\mathrm{V}_{\mathrm{RPB}}\) (pin 18) to Ground . .. ... .. .. ...... .. ..... \(\pm 25 \mathrm{~V}\)
\end{tabular}}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Digital Input Voltage (pins 4-15) to Ground . -0.4 V , \(\mathrm{V}_{\mathrm{DD}}\)} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {PIN } 1,} \mathrm{~V}_{\text {PIN } 2}\) to Ground . ... ..... ........... .. -0.4 V , \(\mathrm{V}_{\text {DD }}\)} \\
\hline \multicolumn{2}{|l|}{Power Dissipation (any package):} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{Lead Temperature (soldering, 10s) ............... \(+300^{\circ} \mathrm{C}\)} \\
\hline Storage Temperature: & : Ceramic Package ......... \(+150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
* Stresses above those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied Exposure to absolute maximum ratıng conditions for extended perıods may affect device reliability

\section*{PIN CONNECTIONS}


\section*{CAUTION}

The DAC7541A is an ESD (electrostatic discharge) sensitive device. The digital control inputs have a special FET structure, which turns on when the input exceeds the supply by 18 V , to minimize ESD damage. However, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. When not in use, devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are removed.

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the models in the Ordering Information table. Burn-in duration is 160 hours at the indicated temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{ORDERING INFORMATION}
\begin{tabular}{|c|c|c|c|c|}
\hline Model & Package & Temperature Range & Relative Accuracy (LSB) & Gain Error (LSB) \\
\hline DAC7541AJP & Plastıc DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1\) & \(\pm 6\) \\
\hline DAC7541AKP & Plastic DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 1\) \\
\hline DAC7541AJU & Plastıc SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1\) & \(\pm 6\) \\
\hline DAC7541AKU & Plastıc SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 1\) \\
\hline DAC7541AAH & Hermetic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) & \(\pm 6\) \\
\hline DAC7541ABH & Hermetic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 1\) \\
\hline DAC7541ASH & Hermetic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1\) & \(\pm 6\) \\
\hline DAC7541ATH & Hermetic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 1\) \\
\hline \multicolumn{5}{|l|}{\begin{tabular}{l}
BURN-IN SCREENING OPTION \\
See text for details
\end{tabular}} \\
\hline Model & Package & Temperature Range & Relative Accuracy (LSB) & Burn-In Temp. (160 Hours) \\
\hline DAC7541AJP-BI & Plastic DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1\) & \(+85^{\circ} \mathrm{C}\) \\
\hline DAC7541AKP-BI & Plastic DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(+85^{\circ} \mathrm{C}\) \\
\hline DAC7541AJU-BI & Plastıc SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1\) & \(+85^{\circ} \mathrm{C}\) \\
\hline DAC7541AKU-BI & Plastıc SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(+85^{\circ} \mathrm{C}\) \\
\hline DAC7541AAH-BI & Hermetic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) & \(+125^{\circ} \mathrm{C}\) \\
\hline DAC7541ABH-BI & Hermetic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(+125^{\circ} \mathrm{C}\) \\
\hline DAC7541ASH-BI & Hermetic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1\) & \(+125^{\circ} \mathrm{C}\) \\
\hline DAC7541ATH-BI & Hermetic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(+125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\footnotetext{
NOTE (1) Or equivalent combination of time and temperature
}

\section*{TYPICAL PERFORMANCE CURVES}
\(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}\) unless otherwise noted


LINEARITY VS SUPPLY VOLTAGE


\section*{DISCUSSION OF SPECIFICATIONS}

\section*{Relative Accuracy}

This term (also known as linearity) describes the transfer function of analog output to digital input code. The linearity error describes the deviation from a straight line between zero and full scale.

\section*{Differential Nonlinearity}

Differential Nonlinearity is the deviation from an ideal lLSB change in the output, from one adjacent output state to the next. A differential nonlinearity specification of \(\pm 1.0 \mathrm{LSB}\) guarantees monotonicity.

\section*{Gain Error}

Gain error is the difference in measure of full-scale output versus the ideal DAC output. The ideal output for the DAC7541A is \(-(4095 / 4096) \times\left(\mathrm{V}_{\mathrm{REF}}\right)\). Gain error may be adjusted to zero using external trims.

\section*{Output Leakage Current}

The measure of current which appears at Out \({ }_{1}\) with the DAC loaded with all zeros, or at Out \({ }_{2}\) with the DAC loaded to all ones.

FEEDTHROUGH ERROR VS FREQUENCY


SUPPLY CURRENT VS SUPPLY VOLTAGE


\section*{Multiplying Feedthrough Error}

This is the AC error output due to capacitive feedthrough from \(V_{\text {reference }}\) to Out \({ }_{1}\) with the DAC loaded to all zeros. This test is performed at 10 kHz .

\section*{Output Current Settling Time}

This is the time required for the output to settle to a tolerance of \(\pm 0.5 \mathrm{LSB}\) of final value from a change in code of all zeros to all ones, or all ones to all zeros.

\section*{Propagation Delay}

This is the measure of the delay of the internal circuitry and is measured as the time from a digital code change to the point at which the output reaches \(90 \%\) of final value.

\section*{Digital-to-Analog Glitch Impulse}

This is the measure of the area of the glitch energy measured in nV-seconds. Key contributions to glitch energy are digital word-bit timing differences, internal circuitry timing differences, and charge injected from digital logic.

The measurement is performed with \(\mathrm{V}_{\text {Reference }}=\) Ground, an OPA606 as the output op amp, and \(\mathrm{C}_{1}\) \((\) phase compensation \()=0 \mathrm{pF}\).

\section*{Monotonicity}

Monotonicity assures that the analog output will increase or stay the same for increasing digital input codes. The DAC7541A is guaranteed monotonic to 12 bits.

\section*{Power Supply Rejection}

Power supply rejection is the measure of the sensitivity of the output (full scale) to a change in the power supply voltage.

\section*{CIRCUIT DESCRIPTION}

The DAC7541A is a 12 -bit multiplying D/A converter consisting of a highly stable thin-film R-2R ladder network and 12 pairs of current steering switches on a monolithic chip. Most applications require the addition of a voltage or current reference and an output operational amplifer.
A simplified circuit of the DAC7541A is shown in Figure 1. The R-2R inverted ladder binarily divides the input currents that are switched between Iout 1 and Iour 2 bus lines. This switching allows a constant current to be maintained in each ladder leg independent of the input code.
The input resistance at \(\mathrm{V}_{\text {Reference }}\) (Figure 1) is always equal to \(\mathrm{R}_{\text {LDR }}\) ( \(\mathrm{R}_{\mathrm{LDR}}\) is the \(\mathrm{R} / 2 \mathrm{R}\) ladder characteristic resistance and is equal to value " \(R\) "). Since \(R_{\text {IN }}\) at the \(\mathrm{V}_{\text {reference }}\) pin is constant, the reference terminal can be driven by a reference voltage or a reference current, AC or DC, of positive or negative polarity.


FIGURE 1. Simplified DAC Circuit.

\section*{EQUIVALENT CIRCUIT ANALYSIS}

Figures 2 and 3 show the equivalent circuits for all digital inputs low and high respectively. The reference current is switched to Iout 2 when all inputs are low and Iout 1 when inputs are high. The \(I_{\text {leakage }}\) current source is the combination of surface and junction leakages to the substrate; the \(1 / 4096\) current source represents the constant one-bit current drain through the ladder termi-
nating resistor. The output capacitance is dependent upon the digital input code, and is therefore modulated between the low and high values.


FIGURE 2. DAC7541A Equivalent Circuit (All Inputs Low).


FIGURE 3. DAC7541A Equivalent Circuit (All Inputs High).

\section*{DYNAMIC PERFORMANCE}

\section*{Output Impedance}

The output resistance, as in the case of the output capacitance, is also modulated by the digital input code. The resistance looking back into the Iout iterminal may be anywhere between \(10 \mathrm{k} \Omega\) (the feedback resistor alone when all digital inputs are low) and \(7.5 \mathrm{k} \Omega\) (the feedback resistor in parallel with approximately \(30 \mathrm{k} \Omega\) of the \(\mathrm{R}-2 \mathrm{R}\) ladder network resistance when any single bit logic is high). The static accuracy and dynamic performance will be affected by this modulation. The gain and phase stability of the output amplifier, board layout, and power supply decoupling will all affect the dynamic performance of the DAC7541A. The use of a compensation capacitor may be required when high-speed operational amplifiers are used. It may be connected across the amplifier's feedback resistor to provide the necessary phase compensation to critically dampen the output. See Figures 4 and 6.

\section*{APPLICATIONS}

\section*{OP AMP CONSIDERATIONS}

The input bias current of the op amp flows through the feedback resistor, creating an error voltage at the output of the op amp. This will show up as an offset through all
codes of the transfer characteristics. A low bias current op amp such as the OPA606 is recommended.
Low offset voltage and Vos drift are also important. The output impedance of the DAC is modulated with the digital code. This impedance change (approximately \(10 \mathrm{k} \Omega\) to \(30 \mathrm{k} \Omega\) ) is a change in closed-loop gain to the op amp . The result is that \(\mathrm{V}_{\text {os }}\) will be multiplied by a factor of one to two depending on the code. This shows up as a linearity error. Offset can be adjusted out using Figure 4. Gain may be adjusted using Figure 5.


FIGURE 4. Basic Connection With Op Amp Vos Adjust:
Unipolar (two-quadrant) Multiplying Configuration.


FIGURE 5. Basic Connection with Gain Adjust (allows adjustment up or down).

\section*{UNIPOLAR BINARY OPERATION (TWO-QUADRANT MULTIPLICATION)}

Figure 4 shows the analog circuit connections required for unipolar binary (two-quadrant multiplication) operation. With a DC reference voltage or current (positive or negative polarity) applied at pin 17 , the circuit is a
unipolar \(\mathrm{D} / \mathrm{A}\) converter. With an AC reference voltage or current, the circuit provides two-quadrant multiplication (digitally controlled attenuation). The input/output relationship is shown in Table I.
\(\mathrm{C}_{1}\) phase compensation ( 10 to 25 pF ) in Figure 4 may be required for stability when using high speed amplifiers. \(\mathrm{C}_{1}\) is used to cancel the pole formed by the DAC internal feedback resistance and. output capacitance at Out \({ }_{1}\).

TABLE I. Unipolar Codes.
\begin{tabular}{|c|c|}
\hline Binary Input & \multicolumn{1}{c|}{ Analog Output } \\
\hline MSB LSB & \\
111111111111 & - V REF \(^{(4095 / 4096)}\) \\
100000000000 & \(-V_{\text {REF }}(2048 / 4096)\) \\
000000000001 & \(-V_{\text {REF }}(1 / 4096)\) \\
000000000000 & 0 Volts \\
\hline
\end{tabular}
\(\mathrm{R}_{1}\) in Figure 5 provides full scale trim capability-load the DAC register to 111111111111 , adjust \(\mathrm{R}_{1}\) for \(\mathrm{V}_{\text {OUT }}=\) \(-\mathrm{V}_{\text {REF }}\) (4095/4096). Alternatively, full scale can be ajdusted by omitting \(R_{1}\) and \(R_{2}\) and trimming the reference voltage magnitude.

\section*{BIPOLAR FOUR-QUADRANT OPERATION}

Figure 6 shows the connections for bipolar four-quadrant operation. Offset can be adjusted with the \(\mathrm{A}_{1}\) to \(\mathrm{A}_{2}\) summing resistor, with the input code set to 10000000 0000. Gain may be adjusted by varying the feedback resistor of \(A_{2}\). The input/ output relationship is shown in Table II.


FIGURE 6. Bipolar Four-Quadrant Multiplier.

TABLE II. Bipolar Codes.
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Binary Input } \\
\hline MSB LSB & \multicolumn{1}{c|}{ Analog Output } \\
11111111111 & \\
100000000000 & \(+V_{\text {REF }}(2047 / 2048)\) \\
01111111111 & - Volts \\
000000000000 & \(-V_{\text {REF }}(1 / 2048)\) \\
& - V REF \(^{(2048 / 2048)}\) \\
\hline
\end{tabular}

\section*{DIGITALLY CONTROLLED GAIN BLOCK}

The 7541A may be used in a digitally controlled gain block as shown in Figure 7. This circuit gives a range of gain from one (all bits \(=\) one) to \(4096(\mathrm{LSB}=\) one \()\). The transfer function is:
\[
V_{\text {OUT }}=\frac{-V_{\text {IN }}}{\left(\frac{B_{1}}{2}+\frac{B_{2}}{4}+\frac{B_{3}}{8}+\cdots+\frac{B_{12}}{4096}\right)}
\]

All bits off is an illegal state, as division by zero is impossible (no op amp feedback). Also, errors increase as gain increases, and errors are minimized at major carries (only one bit on at a time).


FIGURE 7. Digitally Programmable Gain Block.

\title{
CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTER Microprocessor Compatible
}

\section*{FEATURES}
- FOUR-QUADRANT MULTIPLICATION
- LOW GAIN TC: 2PPM/º typ
- MONOTONICITY gUARANTEED OVER TEMPERATURE
- SINGLE 5V TO 15V SUPPLY

\section*{DESCRIPTION}

The DAC7545 is a low-cost CMOS, 12-bit fourquadrant multıplying, digital-to-analog converter with input data latches. The input data is loaded into the DAC as a 12-bit data word. The data flows through to the DAC when both the chip select ( \(\overline{\mathrm{CS}}\) ) and the write ( \(\overline{\mathrm{WR}}\) ) pins are at a logic low.
Laser-trimmed thin-film resistors and excellent CMOS voltage switches provide true 12-bit integral and differential linearity. The device operates on a
- TTL/CMOS LOGIC COMPATIBLE
- LOW OUTPUT LEAKAGE: 10nA max
- LOW OUTPUT CAPACITANCE: 70pF max
- DIRECT REPLACEMENT FOR AD7545, PM-7545
single +5 V to +15 V supply and is available in 20-pin side-brazed DIP, 20-pin plastic DIP or a \(20-\) lead plastic SOIC package. Devices are specified over the commercial, industrial, and military temperature ranges and are available with additional reliability screening.
The DAC7545 is well suited for battery or other low power applications because the power dissipation is less than 0.5 mW when used with CMOS logic inputs and \(\mathrm{V}_{\mathrm{DI}}=+5 \mathrm{~V}\).


\footnotetext{
International Airport Industrial Park - P O Box 11400 - Tucson, Arizona 85734 - Tel (602) 746-1111 - Twx 910-952-1111 - Cable BBRCORP - Telex. 66-6491
}

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}
\(\mathrm{V}_{\mathrm{REF}}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}{ }_{1}=0 \mathrm{~V}, \mathrm{ACOM}=\mathrm{DCOM}\) unless otherwise specified
 gain TC (3) Guaranteed but not tested. (4) \(D B_{0}-D B_{11}=O V\) to \(V_{D D}\) or \(V_{D D}\) to \(O V\). (5) Typical (6) Feedthrough can be further reduced by connecting the metal lid on the ceramic package (suffix H) to DGND. (7) Minimum. (8) Logic inputs are MOS gates. Typical input current ( \(+25^{\circ} \mathrm{C}\) ) is less than 1 nA ( 9 ) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance

MECHANICAL


\section*{PIN DESIGNATIONS}


ABSOLUTE MAXIMUM RATINGS*
\begin{tabular}{|c|}
\hline \multirow[t]{14}{*}{\begin{tabular}{l}
 \\
* NOTE: Stresses above those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied Exposure to absolute maximum rating conditions for extended periods may affect device reliability
\end{tabular}} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}

NOTE. (1) Or equivalent combination of time and temperature.

\begin{tabular}{|c|l|}
\hline \multicolumn{2}{|c|}{ Mode Selection } \\
\hline \multicolumn{1}{|c|}{ Write Mode } & \multicolumn{1}{c|}{ Hold Mode } \\
\hline\(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) low, DAC responds \\
to Data Bus \(\left(\mathrm{DB}_{0}-\mathrm{DB}_{11}\right)\) inputs
\end{tabular} \begin{tabular}{l}
\(\mathrm{E}^{(t h e r \overline{\mathrm{CS}} \text { or } \overline{\mathrm{WR}} \text { high, data bus }}\left(\mathrm{DB}_{0}-\mathrm{DB}_{11}\right)\) is locked out, DAC \\
holds last data present when \\
\(\overline{W R}\) or \(\overline{\mathrm{CS}}\) assumed high state
\end{tabular}

NOTES
\(V_{D D}=+5 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=20 \mathrm{~ns}\)
\(V_{D D}=+15 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=40 \mathrm{~ns}\)
All input signal rise and fall tımes measured from \(10 \%\) to \(90 \%\) of \(V_{D D}\) Timing measurement reference level is \(\left(\mathrm{V}_{1 \mathrm{H}}+\mathrm{V}_{\mathrm{IL}}\right) / 2\)

\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the models indicated in the Ordering Information table. Burn-in duration is 160 hours at the indicated temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{ESD PROTECTION}

The design of the DAC7545 includes ESD protection circuitry for the digital inputs. High voltage static charges are shunted to the supply and ground rails. However, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. When not in use, devices must be stored in conductive foam or rails. The foam or rails should be discharged to the destination socket before devices are removed.

\section*{DISCUSSION OF SPECIFICATIONS}

\section*{Relative Accuracy}

This term (also known as end point linearity) describes the transfer function of analog output to digital input code. Relative accuracy describes the deviation from a straight line after zero and full scale have been adjusted.

\section*{Differential Nonlinearity}

Differential nonlinearity is the deviation from an ideal ILSB change in the output, for adjacent input code changes. A differential nonlinearity specification of 1LSB guarantees monotonicity.

\section*{Gain Error}

Gain error is the difference in measure of full-scale output versus the ideal DAC output. The ideal output for the DAC7545 is - \((4095 / 4096)\) ( \(\mathrm{V}_{\mathrm{REF}}\) ). Gain error may be adjusted to zero using external trims as shown in the applications section.

\section*{Output Leakage Current}

The current which appears at OUT 1 with the DAC loaded with all zeros.

\section*{Multiplying Feedthrough Error}

The AC output error due to capacitive feedthrough from \(\mathrm{V}_{\text {REF }}\) to OUT 1 with the DAC loaded with all zeros. This • test is performed using a 10 kHz sine wave.

\section*{Output Current Settling Time}

The time required for the output to settle within \(\pm 0.5 \mathrm{LSB}\) of final value from a change in code of all zeros to all ones, or all ones to all zeros.

\section*{Propagation Delay}

The delay of the internal circuitry is measured as the time from a digital code change to the point at which the output reaches \(90 \%\) of final value.

\section*{Digital-To-Analog Glitch Impulse}

The area of the glitch energy measured in nanovoltseconds. Key contributions to glitch energy are internal circuitry timing differences and charge injected from digital logic. The measurement is performed with \(V_{\text {REF }}=\) GND and an OPA600 as the output op amp and \(G_{1}\) (phase compensation) \(=0 \mathrm{pF}\).

\section*{Monotonicity}

Monotonicity assures that the analog output will increase or stay the same for increasing digital input codes. The DAC7545 is guaranteed monotonic to 12 bits, except the J, A, S grades are specified to be 10 -bit monotonic.

\section*{Power Supply Rejection}

Power supply rejection is the measure of the sensitivity of the output (full scale) to a change in the power supply voltage.

\section*{CIRCUIT DESCRIPTION}

Figure 1 shows a simplified schematic of the digital-toanalog converter portion of the DAC7545. The current from the \(\mathrm{V}_{\text {REF }}\) pin is switched from \(\mathrm{I}_{\text {OUT }}\), to AGND by the FET switch. This circuit architecture keeps the resistance
at the reference pin constant and equal to \(\mathrm{R}_{\text {LDR }}\), so the reference could be provided by either a voltage or current, AC or DC, positive or negative polarity, and have a voltage range up to \(\pm 20 \mathrm{~V}\) even with \(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\). The \(R_{1 D R}\) is equal to " \(R\) " and is typically \(11 \mathrm{k} \Omega\).


FIGURE 1. Simplified DAC Circuit of the DAC7545.

The output capacitance of the DAC7545 is code dependent and varies from a minimum value ( 70 pF ) at code 000 H to a maximum \((200 \mathrm{pF})\) at code FFFH.
The input buffers are CMOS inverters, designed so that when the DAC7545 is operated from a 5 V supply ( \(\mathrm{V}_{\mathrm{DD}}\) ), the logic threshold is TTL-compatible. Being simple CMOS inverters, there is a range of operation where the inverters operate in the linear region and thus draw more supply current than normal. Minimizing this transition time through the linear region and insuring that the digital inputs are operated as close to the rails as possible will minimize the supply drain current.

\section*{APPLICATIONS}

\section*{UNIPOLAR OPERATION}

Figure 2 shows the DAC7545 connected for unipolar operation. The high-grade DAC7545 is specified for a ILSB gain error, so gain adjust is typically not needed. However, the resistors shown are for adjusting full-scale errors. The value of \(\mathrm{R}_{1}\) should be minimized to reduce the effects of mismatching temperature coefficients between the internal and external resistors. A range of adjustment of 1.5 times the desired range will be adequate. For example, for a DAC7545JP, the gain error is specified to be \(\pm 25 \mathrm{LSB}\). A range of adjustment of \(\pm 37 \mathrm{LSB}\) will be adequate. The equation below results in a value of \(458 \Omega\) for the potentiometer (use \(500 \Omega\) ).
\[
\mathrm{R}_{1}=\frac{\mathrm{R}_{\mathrm{LADDER}}}{4096}(3 \times \text { Gain Error })
\]

The addition of \(\mathrm{R}_{1}\) will cause a negative gain error. To compensate for this error, \(\mathbf{R}_{2}\) must be added. The value of \(R_{2}\) should be one-third the value of \(R_{1}\).
The capacitor across the feedback resistor is used to compensate for the phase shift due to stray capacitances of the circuit board, the DAC output capacitance, and op amp input capacitance. Eliminating this capacitor will result in excessive ringing and an increase in glitch energy. This capacitor should be as small as possible to minimıze settling time.

The circuit of Figure 2 may be used with input voltages up to \(\pm 20 \mathrm{~V}\) as long as the output amplifier is biased to


FIGURE 2. Unipolar Binary Operation.
handle the excursions. Table I represents tha analog output for four codes into the DAC for Figure 2.

TABLE I. Unipolar Codes.
\begin{tabular}{|c|l|}
\hline \multicolumn{1}{|c|}{ Binary Code } & \multicolumn{1}{c|}{ Analog Output } \\
\hline MSB \(\quad\) LSB & \multicolumn{1}{c|}{} \\
\begin{tabular}{lll}
1111 & 1111 & 1111
\end{tabular} & \(-V_{\text {IN }}(4095 / 4096)\) \\
1000 & 0000 \\
00000 & \(-V_{\text {IN }}(2048 / 4096)=-1 / 2 \mathrm{~V}_{\text {IN }}\) \\
0000 & 0000 \\
0000 & 0000 \\
\hline
\end{tabular}

\section*{BIPOLAR OPERATION}

Figure 3 and Table II illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code. The inverter \(U_{1}\) on the MSB line converts twos complement input code to offset binary code. The inverter \(\mathrm{U}_{1}\) may be omitted if the inversion is done in software.
\(\mathrm{R}_{3}, \mathrm{R}_{4}\), and \(\mathrm{R}_{5}\) must match within \(0.01 \%\) and should be the same type of resistors (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of \(R_{3}\) value to \(R_{4}\) causes both offset and fullscale error. Mismatch of \(R_{5}\) to \(R_{4}\) and \(R_{3}\) causes fullscale error.

TABLE II. Twos Complement Code Table for Circuit of Figure 3.
\begin{tabular}{|l|l|}
\hline \multicolumn{2}{|c|}{ Data Input } \\
\hline \multicolumn{1}{c|}{ LSB } & \multicolumn{1}{c|}{ Analog Output } \\
\hline MSB & \\
011111111111 & \(+V_{\text {IN }}(2047 / 2048)\) \\
000000000001 & \(+V_{\text {IN }}(1 / 2048)\) \\
00000000000 & 0 Volts \(^{1111} 11111111\) \\
100000000000 & \(-V_{\text {IN }}(1 / 2048)\) \\
& \(-V_{\text {IN }}(2048 / 2048)\) \\
\hline
\end{tabular}

\section*{DIGITALLY CONTROLLED GAIN BLOCK}

Figure 4 shows a circuit for a digitally controlled gain block. The feedback for the op amp is made up of the FET switch and the R-2R ladder. The input resistor to the gain block is the \(R_{F B}\) of the DAC7545. Since the FET switch is in the feedback loop, a "zero code" into the


FIGURE 3. Bipolar Operation (Twos Complement Code).

DAC will result in the op amp having no feedback, and a saturated op amp output.


FIGURE 4. Digitally Controlled Gain Block.

\section*{APPLICATIONS HINTS}

CMOS DACs such as the DAC7545 exhibit a codedependent out resistance. The effect of this is a codedependent differential nonlinearity at the amplifier output which depends on the offset voltage \(V_{\text {OS }}\) of the amplifier. Thus linearity depends upon the potential of \(I_{\text {OUt }}\) and AGND being exactly equal to each other. Usually the DAC is connected to an external op amp with its noninverting input connected to AGND. The op amp selected should have a low input bias current and low \(V_{\text {OS }}\) and \(V_{\text {OS }}\) drift over temperature. The op amp offset voltage should be less than \(\left(25 \times 10^{-6}\right)\left(\mathrm{V}_{\mathrm{REF}}\right)\) over operating conditions. Suitable op amps are the BurrBrown OPA37 and the OPA111 for fixed reference applications and low bandwidth requirements. The OPA37 has low Vos and will not require an offset trim. For wide bandwidth, high slew rate, or fast settling applications, the Burr-Brown OPA602, 1/4 OPA404, or OPA606 are recommended.

Unused digital inputs should be connected to \(\mathrm{V}_{\mathrm{DD}}\) or to DGND. This prevents noise from triggerıng the high impedance digital input. It is suggested that the unused digital inputs also be given a path to ground or \(\mathrm{V}_{\mathrm{DD}}\) through a \(1 \mathrm{M} \Omega\) resistor to prevent the accumulation of static charge if the PC card is unplugged from the system. In addition, in systems where the AGND to DGND connection is on a backplane, it is recommended that two diodes be connected in inverse parallel between AGND and DGND.

\section*{INTERFACING TO MICROPROCESSORS}

The DAC7545 can be directly interfaced to either an 8or 16 -bit microprocessor through its 12 -bit wide data latch using the \(\overline{\mathrm{CS}}\) and \(\overline{\mathrm{WR}}\) controls.
An 8-bit processor interface is shown in Figure 5. It uses two memory addresses, one for the lower 8 bits and one for the upper 4 bits of data into the DAC via the latch.


FIGURE 5. 8-Bit Processor Interface.


\title{
CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTER With Memory
}

\section*{FEATURES}
- data readback capability
- FOUR-QUADRANT MULTIPLICATION
- LOW GAIN TC: 2PPM/º typ
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- SINGLE 5V TO 15V SUPPLY
- LOW OUTPUT LEAKAGE (IOnA max)
- LOW OUTPUT CAPACITANCE (70pF max)
- DIRECT REPLACEMENT FOR PMI DAC8012

\section*{DESCRIPTION}

The DAC8012 is a CMOS, 12-bit, four-quadrant multiplying, digital-to-analog converter with input data latches and 3-state readback capabilities. The
input data is loaded into the DAC as a 12-bit data word. The data is loaded into the DAC from the bus when both the data strobe ( \(\overline{\mathrm{DS}})\) and the read/write ( \(R D / \overline{W R}\) ) pins are held low. Data may be read back from the DAC by holding \(\overline{\mathrm{DS}}\) low and (RD/ \(\overline{\mathrm{WR}}\) ) high. This readback feature enables the user to monitor the state of multiple DACs on a single bidirectional bus.
Laser-trimmed thin-film resistors and excellent CMOS voltage switches provide true 12 -bit integral and differential linearity. The device operates on a single +5 V to +15 V supply and is available in 20-pin side-brazed DIP, 20-pin plastic DIP or a 20 -lead plastic SOIC package. Devices are specified over the commercial, industrial, and military temperature ranges and are available with additional reliability screening.

\section*{SPECIFICATIONS}

ELECTRICAL CHARACTERISTICS
\(\mathrm{V}_{\text {REF }}=+10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}+0 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}\) unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{DAC8012B, \(\mathrm{K}, \mathrm{T}^{(1)}\)} & \multicolumn{3}{|c|}{DAC8012A, J, \({ }^{(1)}\)} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{9}{|c|}{\(V_{\text {DO }}=+5 \mathrm{~V}\) or +15 V} \\
\hline \begin{tabular}{l}
STATIC ACCURACY \\
Resolution \\
Relative Accuracy \\
Differential Nonlinearity \({ }^{(2)}\) \\
Gain Error \({ }^{(3 / 4)}\) \\
Gain Temperature Coefficient \(\Delta\) Gaın/ \(\Delta\) Temperature \({ }^{(5) / 6)}\) \\
DC Supply Rejection \(\Delta G_{a i n} / \Delta V_{D D}{ }^{(5)}\) \\
Output Leakage Current at OUT 1
\end{tabular} & \begin{tabular}{l}
\(T_{A}=\) Full temperature range \\
\(T_{A}=\) Full temperature range
\[
T_{A}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature Range \\
\(T_{A}=+25^{\circ} \mathrm{C}\left(\Delta V_{D D}= \pm 5 \%\right)\) \\
\(T_{A}=\) Full temperature range \\
( \(\Delta V_{D D}= \pm 5 \%\) ) \\
\(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{RD} / \mathrm{WR}=\mathrm{DS}=0 \mathrm{~V}\), \\
all digital inputs \(=0 \mathrm{~V}\) \\
\(T_{A}=\) Full temperature range \\
S, T versions \\
J, K, A, B versions
\end{tabular} & 12 & & \[
\begin{gathered}
\pm 1 / 2 \\
\pm 1 \\
\pm 1 \\
\pm 2 \\
\\
\pm 5 \\
0002 \\
0004 \\
\\
10 \\
\\
200 \\
25
\end{gathered}
\] & 12 & & \[
\begin{gathered}
\pm 1 \\
\pm 1 \\
\pm 3 \\
\pm 4 \\
\\
\pm 5 \\
0002 \\
0004 \\
\\
10 \\
200 \\
25
\end{gathered}
\] & Bits
LSB
LSB
LSB
LSB
\begin{tabular}{c}
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\(\% / \%\)
\end{tabular}
\(\% / \%\)
nA
nA
nA \\
\hline \begin{tabular}{l}
DYNAMIC PERFORMANCE \\
Propagation Delay \({ }^{(51(7)(8)}\) \\
Current Settlıng Time \({ }^{(5 / 8)}\) \\
Glitch Energy \({ }^{(5)}, V_{\text {REF }}=A G N D\) \\
AC Feedthrough at lout \(1^{(5)(1)}\)
\end{tabular} & \begin{tabular}{l}
\[
T_{A}=+25^{\circ} \mathrm{C}
\] \\
(OUT 1 Load \(=100 \Omega, \mathrm{C}_{\mathrm{EXT}}=13 \mathrm{pF}\) ) \\
\(T_{A}=\) Full temperature range (to \(1 / 2\) LSB) lout, Load \(=100 \Omega\)
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range \\
\(T_{A}=\) Full temperature range, \\
\(V_{\text {REF }}= \pm 10 \mathrm{~V}, f=10 \mathrm{kHz}\)
\end{tabular} & & & \[
\begin{gathered}
300 \\
1 \\
400 \\
500 \\
5
\end{gathered}
\] & & & \[
\begin{gathered}
300 \\
1 \\
400 \\
500 \\
\\
5
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{ns} \\
\mathrm{~ns} \\
\mathrm{nV} \\
\mathrm{nV} \\
\mathrm{nVs} \\
\\
\mathrm{mVp}-\mathrm{p}
\end{gathered}
\] \\
\hline REFERENCE INPUT Input Resistance (PIn 19 to GND) \({ }^{(12)}\) & \(\mathrm{T}_{\mathrm{A}}=\) Full temperature range & 7 & 11 & 15 & 7 & 11 & 15 & \(\mathrm{k} \Omega\) \\
\hline \multicolumn{9}{|c|}{\(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}\)} \\
\hline \begin{tabular}{l}
ANALOG OUTPUTS \\
Output Capacitance \({ }^{(5)}\) Cout 2 Cout 1
\end{tabular} & \[
\begin{gathered}
T_{A}=\text { Full temperature range } \\
V_{D D}=+5 \mathrm{~V} \text { or }+15 \mathrm{~V} \\
D B_{0}-D B_{11}=0 \mathrm{~V}, \mathrm{RD} / \mathrm{WR}=\mathrm{DS}=0 \mathrm{~V} \\
D B_{0}-\mathrm{DB}_{11}=\mathrm{V}_{\mathrm{DD}}, \mathrm{RD} / \mathrm{WR}=\mathrm{DS}=0 \mathrm{~V}
\end{gathered}
\] & & & \[
\begin{gathered}
70 \\
150
\end{gathered}
\] & & & \[
\begin{gathered}
70 \\
150
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{pF} \\
& \mathrm{pF}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Input High Voltage Input Low Voltage Input Current \({ }^{(9)}\)
\[
\begin{aligned}
\text { Input Capacitance }{ }^{(5)} & \mathrm{DB}_{0}-\mathrm{DB}_{11} \\
& \text { RD/WR, DS }
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
\(T_{A}=\) Full temperature range \\
\(T_{A}=\) Full temperature range
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range \\
\(T_{A}=\) Full temperature range \\
\(T_{A}=\) Full temperature range
\end{tabular} & 24 & & \[
\begin{gathered}
08 \\
1 \\
10 \\
12 \\
6
\end{gathered}
\] & 24 & & \[
\begin{gathered}
08 \\
1 \\
10 \\
12 \\
6
\end{gathered}
\] & \begin{tabular}{l}
V \\
V \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) pF pF
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL OUTPUTS \\
Output High Voltage Output Low Voltage Three-State Output Leakage Current
\end{tabular} & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{O}}=400 \mu \mathrm{~A} \\
& \mathrm{I}_{\mathrm{O}}=-16 \mathrm{~mA}
\end{aligned}
\] & 40 & & \[
\begin{gathered}
04 \\
10
\end{gathered}
\] & 40 & & \[
\begin{gathered}
04 \\
10
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mu \mathrm{~A}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
SWITCHING CHARACTERISTICS \({ }^{(10)}\) \\
Write to Data Stobe Setup Time \\
Data Strobe to Write Hold Time \\
Read to Data Strobe Setup Tıme \\
Data Strobe to Read Hold Time \\
Write Mode Data Strobe Width \\
Read Mode Data Strobe Width \\
Data Setup Time \\
Data Hold Time \\
Data Strobe to Output Valıd Tıme \({ }^{(5)}\) \\
Output Active Time from Deselection \({ }^{(5)}\)
\end{tabular} & \begin{tabular}{l}
See tıming diagram
\[
T_{A}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
T_{A}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
T_{A}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
T_{A}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
T_{A}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
T_{A}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\end{tabular} & \[
\begin{gathered}
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
180 \\
250 \\
220 \\
290 \\
210 \\
250 \\
0 \\
0
\end{gathered}
\] & & \[
\begin{aligned}
& 300 \\
& 400 \\
& \\
& 215 \\
& 375
\end{aligned}
\] & \[
\begin{gathered}
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
180 \\
250 \\
220 \\
290 \\
210 \\
250 \\
0 \\
0
\end{gathered}
\] & & \[
\begin{aligned}
& 300 \\
& 400 \\
& \\
& 215 \\
& 375
\end{aligned}
\] &  \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Supply Current
\end{tabular} & \(T_{A}=\) Full temperature range (all digital inputs \(\mathrm{V}_{\mathrm{INL}}\) or \(\mathrm{V}_{\mathrm{INH}}\) ) \(T_{A}=\) Full temperature range (all digital inputs OV or \(V_{D D}\) ) & & 10 & \[
\begin{gathered}
2 \\
100
\end{gathered}
\] & & 10 & 2
100 & \begin{tabular}{l}
mA \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS (CONT)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{DAC8012B, K, \({ }^{(1)}\)} & \multicolumn{3}{|c|}{DAC8012A, J, \({ }^{(1)}\)} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{9}{|c|}{\(V_{D D}=+15 \mathrm{~V}\)} \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
input High Voltage Input Low Voltage Input Current \({ }^{(9)}\)
\[
\begin{aligned}
\text { Input Capacitance }{ }^{(5)} & \mathrm{DB}_{0}-\mathrm{DB}_{11} \\
& \text { RD/WR, DS }
\end{aligned}
\]
\end{tabular} & \begin{tabular}{l}
\(T_{A}=\) Full temperature range \\
\(T_{A}=\) Full temperature range
\[
T_{A}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range \\
\(T_{A}=\) Full temperature range \\
\(T_{A}=\) Full temperature range
\end{tabular} & 135 & & \[
\begin{gathered}
15 \\
1 \\
10 \\
12 \\
10
\end{gathered}
\] & 135 & & \[
\begin{gathered}
15 \\
1 \\
10 \\
12 \\
10
\end{gathered}
\] & \begin{tabular}{l}
V \\
V \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
pF \\
pF
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL OUTPUTS \\
Output High Voltage \\
Output Low Voltage \\
Three-State Output Leakage Current
\end{tabular} & \[
\begin{aligned}
& l_{0}=3 \mathrm{~mA} \\
& l_{0}=-3 \mathrm{~mA}
\end{aligned}
\] & 135 & & \[
\begin{aligned}
& 15 \\
& 10
\end{aligned}
\] & 135 & & \[
\begin{aligned}
& 15 \\
& 10
\end{aligned}
\] & \[
\begin{gathered}
V \\
V \\
\mu \mathrm{~A}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
SWITCHING CHARACTERISTICS \({ }^{(10)}\) \\
Write to Data Strobe Setup Tıme \\
Data Strobe to Write Hold Time \\
Read to Data Strobe Setup Time \\
Data Strobe to Read Hold Time \\
Write Mode Data Strobe Width \\
Read Mode Data Strobe Width \\
Data Setup Time \\
Data Hold Time \\
Data Strobe to Output Valid Tıme \\
Output Active Time for Deselection
\end{tabular} & \begin{tabular}{l}
See Timıng Diagram
\[
T_{A}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
T_{A}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\[
\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\] \\
\(T_{A}=\) Full temperature range
\end{tabular} & \[
\begin{gathered}
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
100 \\
120 \\
110 \\
150 \\
90 \\
120 \\
0 \\
0
\end{gathered}
\] & & \[
\begin{aligned}
& 180 \\
& 220 \\
& 180 \\
& 250
\end{aligned}
\] & \[
\begin{gathered}
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
100 \\
120 \\
110 \\
150 \\
90 \\
120 \\
0 \\
0
\end{gathered}
\] & & \[
\begin{aligned}
& 180 \\
& 220 \\
& 180 \\
& 250
\end{aligned}
\] &  \\
\hline \begin{tabular}{l}
POWER SUPPLY \\
Supply Current
\end{tabular} & \(T_{A}=\) Full temperature range (all digital inputs \(\mathrm{V}_{\text {INL }}\) or \(\mathrm{V}_{\text {INH }}\) ) \(T_{A}=\) Full temperature range (all digital inputs OV or \(\mathrm{V}_{\mathrm{DD}}\) ) & & 10 & \[
\begin{gathered}
2 \\
100 \\
\hline
\end{gathered}
\] & & 10 & 2
100 & \begin{tabular}{l}
mA \\
\(\mu \mathrm{A}\)
\end{tabular} \\
\hline
\end{tabular}

NOTES (1) \(T_{A}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for \(\mathrm{S}, \mathrm{T}\) grades \(\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for \(\mathrm{A}, \mathrm{B}\) grades \(\mathrm{T}_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for \(\mathrm{J}, \mathrm{K}\) grades (2) 12-bit monotonic over full temperature range (3) Includes the effects of 5ppm max gain TC (4) Using internal RFB DAC register loaded with 111111111111 (5) Guaranteed but not tested (6) Typical value is \(2 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) for \(V_{D D}=+5 \mathrm{~V}\) (7) From digital input change to \(90 \%\) of final analog output (8) All digital inputs \(=0 \mathrm{~V}\) to V DD, or \(V_{D D}\) to \(O V\) (9) Logic inputs are MOS gates, typical input current (at \(+25^{\circ} \mathrm{C}\) ) is less than 1 nA (10) Sample tested at \(+25^{\circ} \mathrm{C}\) to ensure compliance (11) Feedthrough can further be reduced by connectıng the metal lid on the sidebraze package (Suffix H) to DGND (12) Resistor T C \(=+100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) max


PIN DESIGNATIONS


ABSOLUTE MAXIMUM RATINGS
\begin{tabular}{|c|c|}
\hline & \\
\hline \multicolumn{2}{|l|}{\(V_{\text {DD }}\) to DGND ......................................... -0 3V, +17 V} \\
\hline & Digıtal Input Voltage to DGND . . . . . . . . . . . . . . . . . . . . . . . -0 3V, Vod \\
\hline & GND to DGND ....................................... -0 3V, V \(\mathrm{VDD}^{\text {d }}\) \\
\hline & B, VREF to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm\). 25 V \\
\hline & , 1 to DGND......................................... -0 3V, V \({ }_{\text {DD }}\) \\
\hline & wer Dissıpatıon \\
\hline \multicolumn{2}{|r|}{Operatıng Temperature Range} \\
\hline & Military Grades S, T \\
\hline & Industrial Grades A, B . ....................... \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline & Commercıal Grades J, K......................... \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline & orage Temp \\
\hline \multicolumn{2}{|l|}{Lead Temperature (solderıng, 10s) ...................... \(+300^{\circ} \mathrm{C}\)} \\
\hline & C \\
\hline & Stresses above those listed under "Absolute Maxımum Ratings" may cause permanent damage to the device This is a stress rating only and functional operation at or above this specification is not implied Exposure to above maximum rating conditions for extended periods may affect device reliability \\
\hline & Do not apply voltages higher than \(\mathrm{V}_{\mathrm{DD}}\) or less than GND potential any terminal except \(V_{\text {REF }}\) \\
\hline & The digital inputs are zener protected, however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use Use proper antıstatic handlıng procedures \\
\hline & Remove power before inserting or removing units from their sockets \\
\hline
\end{tabular}

\section*{ORDERING INFORMATION}
\begin{tabular}{|c|c|c|c|c|}
\hline Model & Package & Temperature Range & Relative Accuracy (LSB) & Gain Error (LSB) \\
\hline DAC8012.JP & Plastıc DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1\) & \(\pm 3\) \\
\hline DAC8012KP & Plastic DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 1\) \\
\hline DAC8012JU & Plastic SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1\) & \(\pm 3\) \\
\hline DAC8012KU & Plastic SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 1\) \\
\hline DAC8012AH & Side-brazed ceramic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) & \(\pm 3\) \\
\hline DAC8012BH & Side-brazed ceramic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 1\) \\
\hline DAC8012SH & Side-brazed ceramic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1\) & \(\pm 3\) \\
\hline DAC8012TH & Side-brazed ceramic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(\pm 1\) \\
\hline \multicolumn{5}{|l|}{\begin{tabular}{l}
BURN-IN SCREENING OPTION \\
See text for detalls
\end{tabular}} \\
\hline Model & Package & Temperature Range & Relative Accuracy (LSB) & Burn-In Temp. ( 160 Hours) \\
\hline DAC8012JP-BI & Plastic DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1\) & \(+85^{\circ} \mathrm{C}\) \\
\hline DAC8012KP-BI & Plastic DIP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(+85^{\circ} \mathrm{C}\) \\
\hline DAC8012JU-BI & Plastic SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1\) & \(+85^{\circ} \mathrm{C}\) \\
\hline DAC8012KU-BI & Plastic SOIC & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(+85^{\circ} \mathrm{C}\) \\
\hline DAC8012AH-BI & Side-brazed ceramic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1\) & \(+125^{\circ} \mathrm{C}\) \\
\hline DAC8012BH-BI & Side-brazed ceramic DIP & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(+125^{\circ} \mathrm{C}\) \\
\hline DAC8012SH-BI & Side-brazed ceramic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1\) & \(+125^{\circ} \mathrm{C}\) \\
\hline DAC8012TH-BI & Side-brazed ceramic DIP & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & \(\pm 1 / 2\) & \(+125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE (1) Or equivalent combinatıon of tıme and temperature
TIMING DIAGRAM


\section*{BURN-IN SCREENING}

Burn-in screening is an option available for the models indicated in the Ordering Information table. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

\section*{ESD PROTECTION}

The design of the DAC8012 includes ESD protection circuitry for the digital inputs. High voltage static charges are shunted to the supply and ground rails. However, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. When not in use, devices must be stored in conductive foam or rails. The foam or rails should be discharged to the destination socket before devices are removed.

\section*{DISCUSSION OF SPECIFICATIONS}

\section*{Relative Accuracy}

This term (also known as end point linearity) describes the transfer function of analog output to digital input code. Relative accuracy describes the deviation from a straight line after zero and full scale have been adjusted.

\section*{Differential Nonlinearity}

Differential nonlinearity is the deviation from an ideal 1LSB change in the output, for adjacent input code changes. A differential nonlinearity specification of 1LSB guarantees monotonicity.

\section*{Gain Error}

Gain error is the difference in measure of full-scale output versus the ideal DAC output. The ideal output for the DAC8012 is \(-\left(4095 / 4096\right.\) ) ( \(\mathrm{V}_{\text {REF }}\) ). Gain error may be adjusted to zero using external trims as shown in the applications section.

\section*{Output Leakage Current}

The current which appears at \(\mathrm{OUT}_{1}\) with the DAC loaded with all zeros.

\section*{Multiplying Feedthrough Error}

The AC output error due to capacitive feedthrough from \(\mathrm{V}_{\text {REF }}\) to \(\mathrm{OUT}_{1}\) with the DAC loaded with all zeros. This test is performed using a 10 kHz sine wave.

\section*{Output Current Settling Time}

The time required for the output to settle within \(\pm 1 / 2 \mathrm{LSB}\) of final value from a change in code of all zeros to all ones, or all ones to all zeros.

\section*{Propagation Delay}

The delay of the internal circuitry is measured as the time from a digital code change to the point at which the output reaches \(90 \%\) of final value.

\section*{Digital-To-Analog Glitch Impulse}

The area of the glitch energy measured in nanovoltseconds. Key contributions to glitch energy are internal circuitry timing differences and charge injected from digital logic. The measurement is performed with \(\mathrm{V}_{\text {REF }}=\) GND.

\section*{Monotonicity}

Monotonicity assures that the analog output will increase or stay the same for increasing digital input codes. The DAC8012 is guaranteed monotonic to 12 bits.

\section*{Power Supply Rejection}

Power supply rejection is the measure of the sensitivity of the output (full scale) to a change in the power supply voltage.

\section*{CIRCUIT DESCRIPTION}

\section*{DIGITAL-TO-ANALOG SECTION}

Figure 1 shows a simplified schematic of the digital-toanalog portion of the DAC8012. The current from the \(\mathrm{V}_{\text {REF }}\) pin is switched from Iout i to AGND by the FET switch for that bit. This circuit architecture keeps the resistance at the reference pin constant and equal to \(\mathrm{R}_{\mathrm{LDR}}\), so the reference could be provided by


FIGURE 1. Simplified Circuit of the DAC8012.
either a voltage or current, AC or DC, positive or negative polarity, and have a voltage range up to \(\pm 20 \mathrm{~V}\) even with \(V_{D D}=5 \mathrm{~V}\). The \(R_{\text {LDR }}\) is equal to " \(R\) " and is typically \(11 \mathrm{k} \Omega\).
The output capacitance of the DAC8012 is code dependent and varies from a minimum value ( 70 pF ) at code \(000_{\mathrm{H}}\) to a maximum \((200 \mathrm{pF})\) at code \(\mathrm{FFF}_{\mathrm{H}}\).

\section*{DIGITAL SECTION}

Figure 2 shows the basic current switch. Figure 3 shows the schematic of the input/output buffers. When the \(\overline{\mathrm{DS}}\) and the RD/ \(\overline{W R}\) are held low, the latches are transparent and pass data from the data bus to the DAC. When the \(\overline{\mathrm{DS}}\) is held low and the RD/ \(\overline{\mathrm{WR}}\) line is held high, the three-state buffer becomes active and the data at the DAC is presented to the digital input/output lines for data readback.


FIGURE 2. N-Channel Current Steering Switch.


FIGURE 3. Digital Input/Output Structure.
The input buffers are CMOS inverters, designed so that when the DAC 8012 is operated from a 5 V supply ( \(\mathrm{V}_{\mathrm{DD}}\) ), the logic threshold is TTL compatible. Being simple CMOS inverters, there is a range of operations where the inverters operate in the linear region and thus draw more supply current than normal. Minimizing the transition time through the linear region and insuring that the digital inputs are operated as close to the rails as possible will minimize the supply drain current.

\section*{APPLICATIONS}

\section*{UNIPOLAR OPERATION}

Figure 4 shows the DAC8012 connected for unipolar operation. The high-grade DAC8012 is specified for a 1LSB gain error, so gain adjust is typically not needed.

However, the resistors shown are for adjusting full-scale errors. The value of \(R_{1}\) should be minimized to reduce the effects of mismatching temperature coefficients between the internal and external resistors. A range of adjustment of 1.5 times the desired range will be adequate. For example, for a DAC8012JP, the gain error is specified to be \(\pm 3\) LSB. A range of adjustment of \(\pm 4.5 \mathrm{LSB}\) will be adequate. The equation shows a minimum value of \(33 \Omega\) for the potentiometer.
\[
\mathrm{R}_{1}=\left(\mathrm{R}_{\mathrm{LADDER}} / 4096\right) \times(3 \times \text { Gain Error })
\]

The addition of \(R_{1}\) will cause a negative gain error. To compensate for this error, \(\mathrm{R}_{2}\) must be added. The value of \(R_{2}\) should be one-third the value of \(R_{1}\).


FIGURE 4. Unipolar Binary Operation.
The capacitor across the feedback resistor is used to compensate for the phase shift due to stray capacitances of the circuit board, the DAC output capacitance, and op amp input capacitance. Eliminating this capacitor will result in excessive ringing and an increase in glitch energy in higher speed applications. This capacitor should be as small as possible to minimize settling time.
The circuit of Figure 4 may be used with input voltages up to \(\pm 20 \mathrm{~V}\) as long as the output amplifier is biased to handle the excursions. Table I represents the analog output for four codes into the DAC for Figure 4.

TABLE I. Unipolar Output Code for Figure 4.
\begin{tabular}{|c|c|}
\hline Binary Code & Analog Output \\
\hline MSB ! ! LSB & \\
\hline 111111111111 & - \(\mathrm{V}_{\text {IN }}(4095 / 4096)\) \\
\hline 100000000000 & \(-\mathrm{V}_{\text {IN }}(2048 / 4096)=-1 / 2 \mathrm{~V}_{\text {IN }}\) \\
\hline 000000000001 & \(-\mathrm{V}_{\text {IN }}(1 / 4096)\) \\
\hline 000000000000 & 0 Volts \\
\hline
\end{tabular}

\section*{BIPOLAR FOUR-QUADRANT OPERATION}

Figure 5 and Table II illustrate the recommended circuit and code relationship for bipolar operation. The D/A function itself uses offset binary code. The inverter \(U_{1}\) on the MSB line converts twos complement input code to offset binary code. The inverter \(U_{1}\) may be omitted if the inversion is done in software.
\(\mathrm{R}_{3}, \mathrm{R}_{4}\), and \(\mathrm{R}_{5}\) must match within \(0.01 \%\) and should be the same type of resistors (preferably wire-wound or metal foil), so that their temperature coefficients match. Mismatch of \(R_{3}\) value to \(R_{4}\) causes both offset and fullscale error. Mismatch of \(R_{5}\) to \(R_{4}\) and \(R_{3}\) causes fullscale error.


FIGURE 5. Bipolar Operation (Twos Complement Code).

TABLE II. Twos Complement Code Table for Circuit of Figure 5.
\begin{tabular}{|c|l|}
\hline \multicolumn{2}{|c|}{ Data Input } \\
\hline MSB ! \(\quad\) LSB & \multicolumn{1}{c|}{ Analog Output } \\
\begin{tabular}{lll}
0111 & 1111 & 1111 \\
0000 & 0000 & 0001 \\
0000 & 0000 & 0000
\end{tabular} & \(+V_{\text {IN }}(2047 / 2048)\) \\
1111 & 1111 \\
11111 & \(+V_{\text {IN }}(1 / 2048)\) \\
1000 & 00000000
\end{tabular}

\section*{DIGITALLY CONTROLLED GAIN BLOCK}

Figure 6 shows a circuit for a digitally controlled gain block. The feedback for the op amp is made up of the FET switch and the R-2R ladder. The input resistor to the gain block is the \(\mathrm{R}_{\mathrm{FB}}\) of the DAC8012. Since the FET switch is in the feedback loop, a "zero code" into the DAC will result in the op amp having no feedback and a saturated op amp output. The DAC8012 readback feature makes the DAC8012 especially good for this configuration when an automatic gain or automatic calibration routine is used. If the logic were set up to calibrate a value via logic external to the processor (successive approximation register), then when the calibration is done, the processor could read the DAC8012 to store away the calibration code.


FIGURE 6. Digitally Controlled Gain Block.

\section*{APPLICATIONS HINTS}

CMOS DACs such as the DAC8012 exhibit a codedependent output resistance. The effect of this is a codedependent differential nonlinearity at the amplifier output which depends on the offset voltage \(\mathrm{V}_{\text {os }}\) of the amplifier. Thus linearity depends upon the potential of Iout and AGND being exactly equal to each other. Usually the DAC is connected to an external op amp with its noninverting input connected to AGND. The op amp selected should have a low input bias current and low \(V_{\text {OS }}\) and \(V_{\text {OS }}\) drift over temperature. The op amp offset voltage should be less than \(\left(25 \times 10^{-6}\right)\left(\mathrm{V}_{\text {REF }}\right)\) over operating conditions. Suitable op amps are the BurrBrown OPA37 and the OPAlll for fixed reference applications and low bandwidth requirements. The OPA37 has low \(V_{O S}\) and will not require an offset trim. For wide bandwidth, high slew rate, or fast settling applications, the Burr-Brown OPA602, 1/4 OPA404, or OPA606 are recommended.

Unused digital inputs should be connected to \(V_{D D}\) or to DGND. This prevents noise from triggering the high impedance digital input. It is suggested that the unused digital inputs also be given a path to ground or \(V_{D D}\) through a \(1 \mathrm{M} \Omega\) resistor to prevent the accumulation of static charge if the PC card is unplugged from the system. In addition, in systems where the AGND to DGND connection is on a backplane, it is recommended that two diodes be connected in inverse parallel between AGND and DGND.

\section*{INTERFACING TO MICROPROCESSORS}

Figure 7 shows the DAC8012 interfaced to a 16-bit microprocessor. The interface requires only address decoding to select the DAC to be written to or read from.
Figure 8 shows an interface scheme for using the DAC8012 with an 8-bit microprocessor. The data for the first 4 bits are written and latched into the external write latch and the next 8 bits are presented on the bus. The DAC8012 is then instructed to pass the data through the internal DAC latch ( \(\overline{\mathrm{WR}}+\overline{\mathrm{DS}}\) ) and all 8 bits are transferred into the DAC. Reading data back is done in the same manner.


FIGURE 7. 16-Bit Microprocessor to DAC8012 Interface.


FIGURE 8. 8-Bit Processor to DAC8012 Interface.


\title{
Ultra-High Speed DIGITAL-TO-ANALOG CONVERTER
}

\section*{FEATURES}
- 12-BIT RESOLUTION AND ACCURACY
- 3Onsec SETTLING TIME (MAJOR CARRY)
- ECL-COMPATIBLE INPUTS
- LOW GLITCH ENERGY
- \(\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) MAX GAIN DRIFT
- LINEARITY ERROR LESS THAN \(\pm 1 / 2 L S B\) OVER SPECIFIED TEMP RANGE

\section*{DESCRIPTION}

The DAC63 is an ultra-fast-settling 12-bit current output \(\mathrm{D} / \mathrm{A}\) converter in a 24 -pin dual-in-line package. The inputs are ECL-compatible and the output settles in 30nsec, typ (40nsec, max for \(C\) and \(T\) grades) to within \(\pm 0.012 \%\) of Full Scale Range for an MSB change. The DAC63 utilizes a monolithic 12-bit switch chip and a stable thin-film-on-sapphire resistor network to achieve fast settling time and excellent stability over temperature and time. Because of the close thermal tracking of the currentswitching transistors (all on one monolithic chip), the possibility of thermal-tail settling time problems are eliminated. An internal applications resistor for use with an external output op amp is included to convert the output current to insure excellent tracking and therefore lower drift. The linearity is guaranteed to be within \(\pm 1 / 2 \mathrm{LSB}\) over the specified temperature range of \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) for the \(\mathrm{CG}, \mathrm{CM}\), BG , and BM grades and \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for SM and TM grades. Gain drift is \(\pm 30 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) max and bipolar offset drift is \(\pm 10 \mathrm{ppm}\) of FSR \(/{ }^{\circ} \mathrm{C}\) max (high grades). Also included internally is a +6.2 V reference. An output voltage compliance range of +2.0 V to -0.5 V allows the generation of an output voltage
- ADJUSTABLE LOGIC THRESHOLD FOR IDEAL SWITCHING
- INTERNALLY-BYPASSED SUPPLY LINES TO MINIMIZE SETTLING TIME

\section*{- Internal feedback resistor for excellent THERMAL TRACKING}
- INDUSTRIAL AND MILITARY GRADES
- HIGH RELIABILITY SCREENING AVAILABLE
without using an external output amplifier. The device is available in both metal and ceramic bottombrazed packages.

FUNCTIONAL DIAGRAM


\section*{SPECIFICATIONS}

\section*{ELECTRICAL}

At \(+25^{\circ} \mathrm{C}\) and rated supplies unless otherwise specified
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline MODEL & \multicolumn{3}{|c|}{DAC63CG/CM/TM} & \multicolumn{3}{|c|}{DAC63BG/BM/SM} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{8}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
DIGITAL INPUT \\
Resolution '-ogic Inputs \({ }^{(1)}\) \\
Logic "1" Voltage \\
Current \\
Logic "0" Voltage \\
Current \\
Logic Threshold Voltage Current
\end{tabular} & \[
\begin{gathered}
-078 \\
60 \\
-162 \\
-120
\end{gathered}
\] & \[
\begin{gathered}
\text { ECL-compatible } \\
-090 \\
\\
-175 \\
100 \\
-133
\end{gathered}
\] & \[
\begin{gathered}
12 \\
-096 \\
330 \\
-185 \\
-140 \\
025
\end{gathered}
\] & * \({ }^{*}\) & * &  & \[
\begin{gathered}
\text { Bits } \\
V \\
\mu A \\
V \\
n A \\
V \\
m A
\end{gathered}
\] \\
\hline \multicolumn{8}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Linearity Error Differential Linearity Error Gain Error \({ }^{(2)}\) \\
Offset Error \({ }^{(2)}\) Unipolar \\
Bipolar \\
Monotonicity Temp Range (mın)
CG, CM, BG, BM \\
TM, SM
\end{tabular} & \[
\begin{aligned}
& -25 \\
& -55 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \pm 002 \\
& \pm 001 \\
& \pm 002
\end{aligned}
\] & \[
\begin{gathered}
\pm 0012 \\
\pm 0012 \\
\pm 01 \\
\pm 004 \\
\pm 01 \\
\\
+85 \\
+125
\end{gathered}
\] & - & * &  & \begin{tabular}{l}
\(\%\) of FSR \({ }^{(3)}\) \\
\% of FSR \% \\
\% of FSR \\
\% of FSR
\(\qquad\)
\end{tabular} \\
\hline SETTLING TIME (into \(150 \Omega\) )
1LSB Change
Settling to \(\pm 0012 \%\) of FSR
CM \(/ T M, \mathrm{BM} / \mathrm{SM}\)
CG, BG
Full Scale Change
Setting to \(\pm 1 \%\) of FSR
\(\pm 01 \%\) of FSR
\(\pm 0024 \%\) of FSR
CM/TM, BM/SM
CG, BG
\(\pm 00012 \%\) of FSR
CM \(/ T M, B M, S M\)
CG. BG & & 30
30
17
30
55
35
70
40
250 & \begin{tabular}{l}
40 \\
40 \\
65 \\
50
\end{tabular} & & \begin{tabular}{l}
40 \\
35 \\
20 \\
65 \\
40 \\
80
\end{tabular} & \begin{tabular}{l}
50 \\
45 \\
75 \\
55
\end{tabular} & nsec
nsec
nsec
nsec
nsec
nsec
nsec
nsec
LSB/nsec \\
\hline \begin{tabular}{l}
DRIFT (over specified temp range) \\
Gaın \\
Offset Unipolar \\
Bipolar \\
Linearity Error \\
(over specified temp range) \\
Differential Linearity Error (over specified temp range)
\end{tabular} & & \[
\begin{array}{r} 
\pm 15 \\
\pm 03
\end{array}
\] & \[
\begin{gathered}
\pm 30 \\
\pm 06 \\
\pm 10 \\
\pm 0012 \\
\pm 0025
\end{gathered}
\] & & \[
\begin{aligned}
& \pm 20 \\
& \pm 05
\end{aligned}
\] & \[
\begin{gathered}
\pm 40 \\
\pm 1 \\
\pm 15 \\
\pm 0025 \\
\pm 005
\end{gathered}
\] & \begin{tabular}{l}
ppm \(/{ }^{\circ} \mathrm{C}\) \\
ppm \(/{ }^{\circ} \mathrm{C}\) \\
ppm \(/{ }^{\circ} \mathrm{C}\) \\
\% of FSR \\
\% of FSR
\end{tabular} \\
\hline OUTPUT & & & & & & & \\
\hline \begin{tabular}{l}
ANALOG OUTPUT \\
Output Current \\
Output Voltage Ranges with External Op Amp without External Op Amp \({ }^{\text {15 }}\) \\
Output Impedance without External Op Amp \\
Unipolar Positive Negative \\
Bipolar \\
Complance Voltage
\end{tabular} & -05 & \[
\begin{gathered}
0 \text { to } 10, \pm 5 \\
0 \text { to }+10 . \pm 5 \\
0 \text { to }+15, \pm 05
\end{gathered}
\]
\[
\begin{aligned}
& 150 \\
& 200 \\
& 170
\end{aligned}
\] & \(+20\) & - &  & * & \[
\begin{gathered}
m A \\
V \\
V \\
\\
\Omega \\
\Omega \\
\Omega \\
V
\end{gathered}
\] \\
\hline \multicolumn{8}{|l|}{POWER SUPPLIES AND REFERENCE} \\
\hline \begin{tabular}{l}
Internal Reference Voltage \\
Internal Reference Drift \\
Power Supply Voltages \\
Power Supply Current +15 V \\
\(-15 \mathrm{~V}\) \\
Power Supply Sensitivity -15 V \\
\(-15 \mathrm{~V}\) \\
Power Dissipation
\end{tabular} & +13 & \[
\begin{gathered}
+62 \\
\pm 15 \\
\pm 15 \\
26 \\
38 \\
\pm 00035 \\
\pm 00004 \\
960
\end{gathered}
\] & \[
\begin{gathered}
\pm 18 \\
31 \\
46 \\
\\
1160
\end{gathered}
\] & - & * & - & \(V\)
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
V
mA
mA
\(\% / \% \Delta V\)
\(\% / \% \Delta V\)
mW \\
\hline
\end{tabular}

ELECTRICAL (CONT)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline MODEL & \multicolumn{3}{|c|}{DAC63CG/CM/TM} & \multicolumn{3}{|c|}{DAC63BG/BM/SM} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{8}{|l|}{PHYSICAL CHARACTERISTICS} \\
\hline \begin{tabular}{l}
TEMPERATURE RANGE \\
Specification. CG, CM, BG, BM TM, SM \\
Storage
\end{tabular} & \[
\begin{aligned}
& -25 \\
& -55 \\
& -65
\end{aligned}
\] & & \[
\begin{array}{r}
+85 \\
+125 \\
+150
\end{array}
\] & * & & * & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
PACKAGE CG, BG \\
CM, TM, BM, SM
\end{tabular} & \multicolumn{7}{|c|}{24-pIn DIP bottom-brazed ceramic 24-pin DIP metal} \\
\hline & & & & & & & \\
\hline & & & & & & & \\
\hline
\end{tabular}
*Specification same as for DAC63CG/CM/TM
NOTES (1) Logic !nput voltages and currents are dependent on the logic threshold voltage The logic input values given in each column are correct for the logic threshold voltage given in that column (2) When used with an external output op amp or when the internal impedances/resistors are used as the load (3) FSR is Full Scale Range, which is 10 mA for both the DAC63BG and DAC63CG (4) Refer to Output Glitch section (5) Refer to Figures 8 and 9

\section*{MECHANICAL}


PIN ASSIGNMENTS
\begin{tabular}{|c|l|}
\hline PınNo & \multicolumn{1}{|c|}{ Function } \\
\hline 1 & Bit 1 (MSB) \\
2 & Bit 2 \\
3 & Bit 3 \\
4 & Bit 4 \\
5 & Bit 5 \\
6 & Bit 6 \\
7 & Bit 7 \\
8 & Bit 8 \\
9 & Bit 9 \\
10 & Bit 10 \\
11 & Bit 11 \\
12 & Bit 12 (LSB) \\
13 & GND \\
14 & GND \\
15 & GND \\
16 & GND \\
17 & GND \\
18 & Feedback Resistor Connection \\
19 & Current Output \\
20 & Bipolar Offset \\
21 & Bipolar Offset \\
22 & Logıc Threshold \\
23 & +15VDC \\
24 & -15VDC \\
\hline
\end{tabular}


\section*{DISCUSSION OF SPECIFICATIONS}

\section*{ACCURACY}

Linearity of a \(D / A\) converter is one of the true measures of its performance. The linearity error of the DAC63 is specified over its entire temperature range. The analog output will not vary by more than \(\pm 1 / 2\) LSB from an ideal straight line drawn between the end points (inputs all " 1 "s and all " 0 "s) over the specified temperature range.
Differential linearity error of a \(D / A\) converter is the deviation from an ideal ILSB voltage change from one adjacent output state to the next. A differential linearity error specification of \(\pm 1 / 2\) LSB means that the output voltage step sizes can range from \(1 / 2 \mathrm{LSB}\) to \(3 / 2 \mathrm{LSB}\) when the input changes from one adjacent input state to the next.

Monotonicity over the specified temperature range is guaranteed to insure that the analog output will increase or remain the same for increasing input digital codes.

\section*{DRIFT}

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per \({ }^{\circ} \mathrm{C}\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)\). Gain drift is established by: 1 ) testing the end point differences for the DAC63 at \(t_{\text {min }}\), \(+25^{\circ} \mathrm{C}\), and \(\mathrm{t}_{\text {max }} ; 2\) ) calculating the gain error with respect to the \(+25^{\circ} \mathrm{C}\) value and; 3) dividing by the temperature change. This figure is expressed in \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and is given in the electrical specifications (includes internal reference).
Offset Drift is a measure of the actual change in output around zero over the specified temperature range. The offset is measured at \(\mathrm{t}_{\mathrm{min}},+25^{\circ} \mathrm{C}\), and \(\mathrm{t}_{\text {max }}\). The maximum change in Offset is referenced to the Offset at \(+25^{\circ} \mathrm{C}\) and is divided by the temperature range. This drift is expressed in parts per million of full scale range per \({ }^{\circ} \mathrm{C}\) (ppm of FSR \(/{ }^{\circ} \mathrm{C}\) ).

\section*{COMPLIANCE}

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of the DAC63 is +2.0 V and -0.5 V .

\section*{POWER SUPPLY SENSITIVITY}

Power supply sensitivity is a measure of the effect of a power supply change on the \(\mathrm{D} / \mathrm{A}\) converter output. It is defined as a percent of FSR per percent of change in either the positive or negative supplies about the nominal power supply voltage. To insure precision operation, each supply lead should be bypassed to ground as close to the unit as possible with a \(1 \mu \mathrm{~F}\) CS-type tantalum capacitor.

\section*{GROUNDING}

Care must be exercised when grounding the DAC63 (pins 13, 14, 15, 16, and 17). In order to preserve the stated linearity and accuracy specifications it is necessary to use the ground pins as the analog ground reference point. Any voltage drop that develops between any of these five pins and the actual ground reference point will degrade the performance of the DAC63. To achieve fast settling performance it is recommended that pins 13 through 17 be returned directly to a ground plane (see Figure 1). The analog ground should be located as close to the DAC63 as possible. Otherwise, the accuracy will be degraded by the voltage drop in the ground lines.


FIGURE 1. DAC63 Grounding

\section*{DIGITAL INTERFACE, LOGIC THRESHOLD, AND NOISE IMMUNITY}

The DAC63 is compatible with conventional ECL logic families such as ECL 10,000 . The circuit diagram shows that the equivalent circuit of each DAC63 digital input is the base of one side of a differential amplifier. The logic 1 input voltage is -0.85 V with a typical input current of \(8 \mu \mathrm{~A}\). The logic 0 input voltage is -1.75 V with an input current of less than 8 nA .
The Logic Threshold function of the DAC63 is very important in dealing with noise in the ECL input-driving circuitry. The ECL 10,000 logic family has a noise immunity of 125 mV maximum. It has a temperature coefficient of \(-1.4 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) and a power supply sensitivity of \(16 \mathrm{mV} / \% \Delta \mathrm{~V}\). With a realistic condition of a \(5 \%\) power supply variation and a \(25^{\circ} \mathrm{C}\) temperature change, the noise immunity would be degraded to 10 mV . In addition, a precision \(D / A\) converter is more susceptible to noise than is the ECL logic. Noise at levels acceptable to the logic can couple through the \(D / A\), resulting in an unacceptably noisy output.
Through the logic threshold input, the threshold voltage of the DAC63 is dynamically adjusted as the temperature and power supplies vary to give maximum noise immunity at the analog output over a wide range of conditions.
If an MCl 1015 line receiver (or similar logic function) is used to drive the DAC63 input, the logic threshold pin can be driven by the \(\mathrm{V}_{\mathrm{BB}}\) output of the ECL gate. Refer to an ECL 10,000 data book for more detail. Figure 2 shows alternate methods for generating the drive signal for logic threshold, pin 22.


FIGURE 2. Driving the Logic Threshold Input.

\section*{SETTLING TIME}

Settling time for the DAC63 is the total time required for the output to settle within an error band around its final value after a digital input change. This time includes the digital delay of the internal switches.

The settling time of the DAC63 is determined by digitizing the output waveform produced by toggling the inputs between 01111111111 and 100000000000 continuously and verifying the output settles to within \(\pm 1 / 2\) LSB in the specified time. The testing technique used is described in detail in Application Note AN-115 which can be obtained from the factory.
Figure 3 shows a typical settling time curve of the DAC63 versus output error. This curve is for full-scale digital code changes. Figure 4 is a photograph showing typical output response characteristics of the DAC63.


FIGURE 3. Output Error vs Settling Time (typical).


FIGURE 4. Full Scale Settling of DAC63 into \(50 \Omega\) Load.

In order to achieve minimum settling time it is necessary to observe the following good high frequency construction techniques:
1. The power supplies, including the logic threshold input (pin 22), should be bypassed by \(1 \mu \mathrm{~F}\) CS-type tantalum capacitors.
2. Use a ground plane to connect common ground points.
3. Remove the ground plane from underneath signal lines where it would add capacitance.
4. Separate analog and digital signal leads to avoid coupling of the digital signal into the analog paths.
5. Bring the source of the digital driving signal as close to the inputs of the DAC63 as possible. If the digital inputs are not clean it will be necessary to reshape them using registers or line drivers. Figure 6 shows how to interface the DAC63 to an input register. It is recommended that the logic power line be bypassed near the digital logic circuitry as a further measure to achieve clean signals.
6. If possible, the DAC63 should be soldered directly into the printed circuit board since connector lead length will cause ringing in the output.

\section*{OUTPUT GLITCH}
"Glitch" is defined as the difference in the waveforms at the output of the DAC if there is data skew and if there is not. The measurement of glitch is accomplished by measuring the area between these two waveforms.
An output glitch of less than 250LSB-nsec is achievable with the DAC63 because it employs ECL circuitry with current switches that have virtually identical delay times for logic signals making either positive or negative transitions. A glitch results when the digital data changes from one code to the next and the bits do not all switch at the same time. The delay time between the earliest and latest switching bits is called skew time. Typically during the skew time of the digital data, which includes the DAC switching, the digital code is undefined and the DAC output can go to any voltage between the full scale extremes. The glitch creates a noisy output which can be troublesome in some applications such as precision displays and complex waveform generation. Figure 5 is a photograph of a scope trace of the DAC output with a glitch occurring at the major carry transition.
The DAC63 design has been optimized for low glitch energy. However, a further reduction in the output glitch can be achieved by adjusting the skew of the higher order bits of the driving circuitry and by adjusting the logic threshold. This can be done by connecting a variable capacitor from the data lines to ground on each of the first three significant bits (more than three lines may be adjusted if desired). Refer to Figure 6. It will be necessary to create a driving digital code pattern that causes a major carry transition around these bits. It is convenient to use a digital ramp from a counter for this purpose. Initially set the logic threshold exactly half-way between \(\operatorname{logic} 1\) and a logic 0 . This will be about -1.3 V . Then


FIGURE 5. Typical Glitch Repsonse of DAC63 at Major Carry Transition with a 1.6V Full Scale Range.
examine the major carry transition associated with bit 3 and adjust the capacitor for minimum glitch. Make the same adjustment to bit 2 and then to bit 1 . If done in this order, interactions will be minimized. Finally, fine tune the response by adjusting the logic threshold voltage (pin 22) for minimum glitch. It may be necessary to repeat this procedure once or twice for complete optimization.

\section*{OUTPUT CONFIGURATIONS AND APPLICATIONS INFORMATION}

The DAC63 contains two \(1.24 \mathrm{k} \Omega\) resistors for generating the bipolar offset current and a \(1 \mathrm{k} \Omega\) resistor which is primarily used as the feedback resistor when used with an external op amp. This thin-film network is constructed on sapphire to provide excellent temperature tracking capability inherent in thin-film networks. These internal resistors along with other internal resistors cause the DAC63 output, in any mode, to be a ratiometric product of the reference. The feedback resistor has very low power sensitivity so that linearity is maintained independent of digital code changes. Because this resistor is constructed on a sapphire network, it is possible to have both superior tracking and low capacitance. Figure 7 shows the DAC63 connected to an external op amp in unipolar and bipolar modes. With the Burr-Brown model OPA600 it is possible to achieve settling times to \(\pm 0.01 \%\) accuracy in 150 nsec. Many of the output accuracy and linearity specifications are given when connected to an external op amp.
For highest speed operation, the DAC63 should be used without an external op amp. Figures 8 and 9 show how to connect the DAC63 for bipolar and positive unipolar


FIGURE 6. DAC63 Interface to Input Latches Including Glitch-Adjust Circuitry.
operation. Figure 10 illustrates how to connect the DAC63 to construct a fast A/D converter. The ADC attempts to create a null at the DAC output, so it is
possible to clamp the output voltage with a pair of diodes, thereby avoiding the negative compliance limit.


FIGURE 7. Bipolar and Unipolar Output Connections when Used with External Op Amp.


FIGURE 8. Bipolar Voltage Output Without External Op Amp.

FIGURE 9. Positive Unipolar Voltage Output Without External Op Amp.


FIGURE 10. DAC63 Used in a Fast A/D Converter.


\section*{12-Bit Video DIGITAL-TO-ANALOG CONVERTER}

\section*{FEATURES}
- FAST SETTLING: 35ns (0.012\%)
- INTEGRAL LINEARITY ERROR: 1/4 LSB
- DIFFERENTIAL LINEARITY ERROR: 1/4 LSB
- HIGH SPECTRAL PURITY: -65dBC
- MONOLITHIC
- 24-PIN DIP PACKAGE
- \(\mathbf{0}^{\circ} \mathrm{C}\) TO \(+\mathbf{7 0}{ }^{\circ} \mathrm{C}\) AND \(-55^{\circ} \mathrm{TO}+\mathbf{1 2 5}{ }^{\circ} \mathrm{C}\)

\section*{DESCRIPTION}

The DAC65 is a fast-settling monolithic 12 -bit digital-to-analog converter. Excellent linearity and accuracy are achieved with laser trimmed thin film nichrome resistor networks. The DAC features bipolar output voltage or current. It includes an internal voltage reference and a resistor network which can be used with an external op amp.
Low harmonic distortion and spurious products together with a low quantizing noise floor make the DAC65 a good choice for direct digital frequency synthesizer applications. High accuracy and low gain drift allow its use in high-speed test equipment designs. Low-noise ECL logic is used to preserve clean analog output spectral performance.
The DAC65 is available in two temperature ranges: OC to +70 C (JG and KG) and -55 C to +125 C (SG). It is packaged in a 24 -pin ceramic DIP.

\section*{APPLICATIONS}
- DIRECT DIGITAL FREQUENCY SYNTHESIZERS
- FAST ATE SYSTEMS
- ARBITRARY WAVEFORM GENERATORS
- HIGH-RESOLUTION VIDEO GRAPHICS
- DIGITAL-TO-ANALOG RECONSTRUCTION
- SPREAD SPECTRUM LOCAL OSCILLATOR


\section*{SPECIFICATIONS}

\section*{ELECTRICAL}
\(T_{\mathrm{c}}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{~V}\), AND 5-MINUTE WARM-UP IN A NORMAL CONVECTION ENVIRONMENT UNLESS OTHERWISE NOTED.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{DAC65JG} & \multicolumn{3}{|c|}{DAC65KG/SG} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{9}{|l|}{INPUTS} \\
\hline DIGITAL INPUT & \[
\begin{aligned}
& I_{I L} \\
& I_{I H} \\
& V_{I L} \\
& V_{U H}
\end{aligned}
\] & \[
\begin{gathered}
-1.15 \\
-1.81 \\
0.5 \\
0.5 \\
-1.2 \\
1.5
\end{gathered}
\] & \[
\begin{gathered}
1.2 \\
1.2 \\
-1.3 \\
2.3
\end{gathered}
\] & \[
\begin{gathered}
12 \\
-0.88 \\
-1.475 \\
2.0 \\
2.0 \\
-1.4 \\
3.2 \\
\hline
\end{gathered}
\] & ** & * & ******** & Bits
\(V\)
\(V\)
\(m A\)
\(m A\)
\(V\)
\(m A\) \\
\hline \multicolumn{9}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Linearity Error Differential Linearity Error Bipolar Gain Error \\
Trim Range \\
Bipolar Zero Error \\
Trim Range \\
Monotonicity \\
Power Supply Rejection
\end{tabular} & \[
\begin{gathered}
R_{\text {TRIM }}=10 \mathrm{k} \Omega \\
R_{\text {TRMM }}=10 \mathrm{k} \Omega \\
\pm \mathrm{V}_{\mathrm{CC}}= \pm 14 \mathrm{~V} \text { to } \pm 16 \mathrm{~V}
\end{gathered}
\] & & \(\pm 0.12\)
\(\pm 5\)
\(\pm 0.12\)
\(\pm 3\)
Guaranteed
-0.0012 & \begin{tabular}{l}
\(\pm 1 / 2\) \\
\(\pm 3 / 4\) \\
\(\pm 1\) \\
\(\pm 0.2\) \\
\(\pm 0.1\)
\end{tabular} & & \[
\begin{gathered}
\pm 0.08 \\
\pm 0.08 \\
* \\
\text { Guaranteed }
\end{gathered}
\] & \[
\begin{gathered}
\pm 1 / 4 \\
\pm 1 / 2 \\
\pm 0.125 \\
\pm 0.125 \\
\\
\pm 0.0035
\end{gathered}
\] & \[
\begin{gathered}
\text { LSB } \\
\text { LSB } \\
\text { \%FSR }{ }^{(1)} \\
\mathrm{mV} \\
\% F S R \\
\mathrm{mV} \\
\\
\% F S R / \% V_{c c}
\end{gathered}
\] \\
\hline SETTLING TIME
Voltage Output:
1LSB Change
Settling to \(\pm 0.012 \%\) FSR
Full Scale Change
Settling to \(\pm 1 \%\) FSR
\(\pm 0.1 \%\) FSR
\(\pm 0.024 \%\) FSR
\(\pm 0.012 \%\) FSR & \begin{tabular}{l}
\[
R_{L}=200 \Omega \text { (internal) }
\] \\
Major Carry
\end{tabular} & . & \[
\begin{gathered}
30 \\
\\
17 \\
23 \\
30 \\
35 \\
250
\end{gathered}
\] & 40 & &  & 40 & \[
\begin{gathered}
\text { ns } \\
\\
\text { ns } \\
\text { ns } \\
\text { ns } \\
\text { ns } \\
\text { LSB/ns }
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DRIFT \\
Bipolar Gain \\
Bipolar Offset \\
Linearity Error \\
Differential Linearity Error
\end{tabular} & \[
\begin{aligned}
& T_{\text {MIN }} \text { to } T_{\text {max }} \\
& T_{M N} \text { to } T_{\text {Max }} \\
& T_{M N} \text { to } T_{\text {Max }} T_{M N} \text { to } T_{\text {MAX }}
\end{aligned}
\] & & \[
\begin{aligned}
& \pm 15 \\
& \pm 0.3
\end{aligned}
\] & \[
\begin{gathered}
\pm .74 \\
\pm 1
\end{gathered}
\] & & \[
\begin{gathered}
\pm 20 \\
\pm 0.5
\end{gathered}
\] & \[
\begin{gathered}
\pm .5 \\
\pm .75
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\text { LSB } \\
\text { LSB } \\
\hline
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{REFERENCE} \\
\hline Reference Output Voltage Reference Temperature Drift & \(T_{\text {MIN }}\) to \(T_{\text {MAX }}\) & +6.24 & \[
\begin{aligned}
& +7.8 \\
& \pm 15
\end{aligned}
\] & +9.36 & & * & & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
ANALOG OUTPUT \\
Bipolar Output Current Bipolar Output Voltage Output Impedance Internal Resistors: \(\mathrm{R}_{\mathbf{1}}\) \(R_{2}\) \\
Ratio Accuracy Absolute Accuracy
\end{tabular} & \begin{tabular}{l}
\[
\begin{gathered}
R_{\mathrm{L}}=0 \Omega \\
\mathrm{R}_{\mathrm{L}}=\infty
\end{gathered}
\] \\
Pin 18 to pin 20 Pin 18 to pin 15
\[
\begin{aligned}
& R_{1} / R_{2} \\
& R_{1}, R_{2}
\end{aligned}
\]
\end{tabular} & & \[
\begin{gathered}
\pm 6.25 \\
\pm 1.2 \\
200 \\
750 \\
250 \\
0.01 \\
0.25
\end{gathered}
\] & & & * & & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~V} \\
& \mathbf{\Omega} \\
& \Omega \\
& \Omega \\
& \% \\
& \%
\end{aligned}
\] \\
\hline \multicolumn{9}{|l|}{POWER SUPPLIES} \\
\hline \begin{tabular}{l}
Rated Voltage Derated Performance \\
Current Quiescent: \({ }^{+} I_{c c}\) \({ }^{-1}{ }_{c c}\) \\
Power Dissipation
\end{tabular} & \(\pm V_{c c}\)
\(\pm V_{c c}\)
\(V_{0}=+\) Full-Scale
\(V_{0}=+\) Full-Scale
\(V_{0}=+\) Full-Scale & \(\pm 13\) & \[
\begin{aligned}
& \hline 15 \\
& \\
& 24 \\
& 54 \\
& 1.2 \\
& \hline
\end{aligned}
\] & \(\pm 16\) & * & \[
\begin{aligned}
& 24 \\
& 54
\end{aligned}
\] &  & \[
\begin{gathered}
V \\
V \\
m A \\
m A \\
W
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{TEMPERATURE RANGE} \\
\hline \begin{tabular}{ll} 
Specification & JG,KG \\
& SG \\
Operating & JG, KG \\
& SG \\
\(\boldsymbol{\theta}_{\text {JC }}\) & \\
\(\boldsymbol{\theta}_{\mathrm{JA}}\) & \\
&
\end{tabular} & \begin{tabular}{l}
Case Temperature \\
Case Temperature
\end{tabular} & 0
-25 & \[
\begin{aligned}
& 10 \\
& 25
\end{aligned}
\] & +70
+85 & \[
\begin{gathered}
0 \\
-55 \\
-25 \\
-55
\end{gathered}
\] & \[
\begin{aligned}
& 10 \\
& 25
\end{aligned}
\] & \[
\begin{gathered}
+70 \\
+125 \\
+85 \\
+125
\end{gathered}
\] & \[
\begin{gathered}
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} \\
{ }^{\circ} \mathrm{C} / \mathrm{W} \\
{ }^{\circ} \mathrm{C} / \mathrm{W}
\end{gathered}
\] \\
\hline
\end{tabular}

NOTES: * Same specifications as for DAC65JG. (1) FSR means Full Scale Range which is 2.5 Vp -p. (2) Refer to Output Glitch section.

MECHANICAL
G Package-24-Pin Ceramic DIP

\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{ DIM } & \multicolumn{2}{|c|}{ INCHES } & \multicolumn{2}{c|}{ MILLIMETERS } \\
\cline { 2 - 5 } & MIN & MAX & MIN & MAX \\
\hline A & 1.238 & 1.262 & 31.45 & 32.05 \\
\hline B & .586 & .602 & 14.88 & 15.29 \\
\hline C & .160 & .196 & 4.06 & 4.98 \\
\hline D & .160 & .196 & 4.06 & 4.98 \\
\hline F & .038 & .042 & 0.97 & 1.07 \\
\hline G & .100 & BASIC & 2.54 & BASIC \\
\hline H & .067 & .085 & 1.70 & 2.16 \\
\hline I & .008 & .012 & 0.12 & 0.30 \\
\hline J & .008 & .012 & 0.20 & 0.30 \\
\hline K & .170 & BASIC & 4.32 & BASIC \\
\hline L & .600 & BASIC & 15.24 & BASIC \\
\hline N & .040 & .060 & 1.02 & 1.52 \\
\hline
\end{tabular}

NOTE: Leads in true position within 0.01 " ( 0.25 mm ) R at MMC at seating plane. Pin numbers shown for reference only. May not be marked on package. Case: Ceramic. Weight: 4.4 grams (0.16oz)

\section*{PIN CONFIGURATION}


ORDERING INFORMATION


\section*{ABSOLUTE MAXIMUM RATINGS}

\section*{\(\pm V_{c c}\)}

Logic Input
\(\ldots \pm 18 \mathrm{~V}\)
Case Temperature
e..... . OV to -5.2 V \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Junction Temperature
\(5^{\circ} \mathrm{C}\) to \(+165^{\circ} \mathrm{C}\)
Stresses above these ratings may permanently damage the devic...................................


DAC812

\section*{Ultra-High Speed DIGITAL-TO-ANALOG CONVERTER}

\section*{FEATURES}
- 12-BIT RESOLUTION AND ACCURACY
- 55nsec CURRENT OUTPUT SETTLING TIME
- TTL-COMPATIBLE INPUTS
- monotonic over entire temperature range
- LINEARITY ERROR LESS THAN \(\pm 1 / 2 L S B\) OVER TEMPERATURE RANGE (C GRADE)
- HERMETIC METAL PACKAGE


\section*{DESCRIPTION}

The DAC812 is an ultra-fast-settling 12-bit currentoutput D/A converter with TTL-compatible inputs packaged in a 24 -pin dual-wide dual-in-line hermetic metal package.
The current output settles to \(\pm 0.012 \%\) of full scale range in 55 nsec , typical ( 65 nsec , max., C grade; 80 nsec, max., B grade).
The DAC812 utilizes a monolithic 12-bit switch chip with stable, compatible thin-film resistors to achieve fast settling time and excellent stability over temperature and time. An internal applications resistor for use with an external op amp is included to convert the output current into a voltage for 0 V to +10 V or -5 V to +5 V ranges.
An output voltage compliance range of +4 V to -4 V allows the generation of an output voltage without using an external output amplifier.
The DAC812 comes in two drift grades. The linearity error of the C grade is guaranteed to be within \(\pm 1 / 2 \mathrm{LSB}\) over the temperature range of \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\). Gain drift of the C grade is \(\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) (max) and bipolar offset drift is \(\pm 10 \mathrm{ppm}\) of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) (max). The B grade has a linearity error of \(\pm 1 L S B\) over the temperature range and a maximum gain drift and bipolar offset drift of \(\pm 40 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and \(\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), respectively.

\section*{SPECIFICATIONS}

ELECTRICAL
At \(T_{A}=+25^{\circ} \mathrm{C}\), rated power supplies, and after 5-minute warm-up unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} & \multicolumn{3}{|c|}{DAC812CM} & \multicolumn{3}{|c|}{DAC812BM} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{8}{|l|}{INPUT} \\
\hline ```
DIGITAL INPUT
Resolution, CSB, COB
Logic Inputs. \(V_{I H}\)
VIL
\(\mathrm{I}_{\mathrm{IH}}, \mathrm{V}_{\mathbf{1}}=+27 \mathrm{~V}\)
\(\mathrm{I}_{\mathrm{L}}, \mathrm{V}_{1}=+04 \mathrm{~V}\)
``` & \[
\begin{gathered}
+2.0 \\
00
\end{gathered}
\] & & \[
\begin{gathered}
12 \\
+5.25 \\
+0.8 \\
+40 \\
-18
\end{gathered}
\] & * & & * & \[
\begin{gathered}
\text { Bits } \\
V \\
V \\
\mu A \\
\mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{8}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Linearity Error \\
Differential Linearity Error \\
Gain Error \({ }^{(2)}\) \\
Offset Error \({ }^{(2)}\) Unıpolar Bipolar \\
Monotonicity Temp. Range (min)
\end{tabular} & -25 & \[
\begin{aligned}
& \pm 0.006 \\
& \pm 0.03 \\
& \pm 0.02 \\
& \pm 0.03
\end{aligned}
\] & \[
\begin{gathered}
\pm 0.012 \\
\pm 0.012 \\
\pm 0.1 \\
\pm 0.04 \\
\pm 0.1 \\
+85
\end{gathered}
\] & * & \[
\begin{gathered}
\pm 0.009 \\
\quad * \\
* \\
*
\end{gathered}
\] & \[
\begin{gathered}
\pm 0018 \\
\pm 0.018 \\
* \\
* \\
* \\
*
\end{gathered}
\] & \begin{tabular}{l}
\% of \(\mathrm{FSR}^{(1)}\) \\
\% of FSR \% \% of FSR \(\%\) of FSR \({ }^{\circ} \mathrm{C}\)
\end{tabular} \\
\hline \begin{tabular}{l}
CONVERSION SPEED \\
Settlıng Time to \(\pm 1 / 2\) LSB into \(150 \Omega\) \\
For FSR Change \\
For 1LSB Change
\end{tabular} & & \[
\begin{aligned}
& 55 \\
& 25
\end{aligned}
\] & 65 & & * & 80 & nsec nsec \\
\hline \begin{tabular}{l}
DRIFT \\
Gain \\
Offset: Unipolar \\
Bipolar \\
Linearity Error \\
Differential Linearity Error
\end{tabular} & & \begin{tabular}{l}
\[
\begin{gathered}
\pm 10 \\
\pm 0.25
\end{gathered}
\] \\
Temp. R Temp R
\end{tabular} & \[
\begin{array}{r} 
\pm 20 \\
\pm 0.5 \\
\pm 10 \\
(\max ) \\
(\max )
\end{array}
\] & & \[
\begin{aligned}
& \pm 20 \\
& \pm 05 \\
& \\
& \text { Temp. } \\
& \text { Temp. }
\end{aligned}
\] & \[
\begin{gathered}
\pm 40 \\
\pm 1 \\
\pm 15 \\
(\max ) \\
(\max )
\end{gathered}
\] & \begin{tabular}{l}
ppm \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
\% of FSR \\
\% of FSR
\end{tabular} \\
\hline \multicolumn{8}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
ANALOG OUTPUT \\
Output Current Unıpolar \\
Bipolar \\
Output Voltage Ranges \\
with External Op Amp. Unipolar \\
Bipolar \\
Output Impedance: Unipolar \\
Bipolar \\
Output Compliance
\end{tabular} & -4 & \[
\begin{gathered}
0 \text { to }-10 \\
-5 \text { to }+5 \\
0 \text { to }+10 \\
-5 \text { to }+5 \\
170 \\
150
\end{gathered}
\] & +4 & * &  & * & \[
\begin{gathered}
m A \\
m A \\
V \\
V \\
\Omega \\
\Omega \\
V
\end{gathered}
\] \\
\hline \multicolumn{8}{|l|}{POWER SUPPLIES} \\
\hline \begin{tabular}{lr} 
Power Supply Sensitivity. & \(+V_{c c}\) \\
& \(-V_{c c}\) \\
& \(V_{D D}\) \\
Power Supply Voltages & \(+V_{c c}\) \\
& \(-V_{c c}\) \\
& \(V_{D D}\) \\
Power Supply Current \\
& \(+V_{c c}\) \\
& \(-V_{c c}\) \\
Power Dissipation & \(V_{D D}\)
\end{tabular} & \[
\begin{gathered}
+114 \\
-18 \\
+4.5
\end{gathered}
\] & \[
\begin{aligned}
& +15 \\
& -15 \\
& +5 \\
& +30 \\
& -40 \\
& +25 \\
& 1.2
\end{aligned}
\] & \[
\begin{gathered}
\pm 0.004 \\
\pm 0001 \\
\pm 0.0002 \\
+18 \\
-14 \\
+55 \\
+40 \\
-50 \\
+40 \\
1.6
\end{gathered}
\] & * & \(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\) & \(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\) & \%FSR/\%Vcc
\%FSR/\%Vcc
\%FSR/\%V
V
V
V
mA
mA
mA
W \\
\hline \multicolumn{8}{|l|}{PHYSICAL CHARACTERISTICS} \\
\hline TEMPERATURE RANGE Specification Storage & \[
\begin{aligned}
& -25 \\
& -55
\end{aligned}
\] & & \[
\begin{gathered}
+85 \\
+150
\end{gathered}
\] & * & &  & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline PACKAGE & \multicolumn{7}{|c|}{24-pin Hermetic Metal DIP \(0.6^{\prime \prime}\) Pin Row Spacing} \\
\hline
\end{tabular}
*Specification the same as for DAC812CM
NOTES: (1) FSR is full-scale range. (2) Adjustable to zero with external potentiometer. Gain error is specified for unadjusted operation using internal resistor network. See Figure 5 and Figure 6.

\section*{MECHANICAL}


\section*{DISCUSSION OF SPECIFICATIONS}

\section*{ACCURACY}

Linearity of a \(D / A\) converter is one of the true measures of its performance. The linearity error of the DAC812 is specified over its entire temperature range. The analog output will not vary by more than \(\pm 1 / 2\) LSB ( \(\pm 1\) LSB for the BM model) from a best-fit straight line over the specified temperature range of \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\).
Differential linearity error of a \(D / A\) converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of \(\pm 1 / 2 \mathrm{LSB}\) means that the output voltage step sizes can range from \(1 / 2 \mathrm{LSB}\) to \(3 / 2 \mathrm{LSB}\) when the input changes from one adjacent input state to the next.

Monotonicity over a \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) range is guaranteed to insure that the analog output will increase or remain the same for increasing input digital codes.

\section*{DRIFT}

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per \({ }^{\circ} \mathrm{C}\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)\). Gain drift is established by 1 ) testing the end point differences for the DAC812 at \(\mathrm{t}_{\mathrm{mm}}\), \(+25^{\circ} \mathrm{C}\), and \(\mathrm{t}_{\text {max }}\); 2) calculating the gain error with respect to the \(+25^{\circ} \mathrm{C}\) value and; 3) dividing by the temperature change. This figure is expressed in \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and is given in the electrical specifications (includes internal reference).
Offset Drift is a measure of the actual change in output around the minus full-scale point over the specified temperature range. The offset is measured at \(\mathrm{t}_{\text {min }},+25^{\circ} \mathrm{C}\), and \(\mathrm{t}_{\max }\). The maximum change in Offset is referenced to the Offset at \(+25^{\circ} \mathrm{C}\) and is divided by the temperature

\section*{PIN ASSIGNMENTS}
\begin{tabular}{|c|c|c|c|}
\hline Pin & Function & Pin & Function \\
\hline \[
\begin{aligned}
& 1 \\
& 2
\end{aligned}
\] & Bit 1 (MSB, Data Input) Bit 2 & 14 & Digital Common (Voo Common) \\
\hline 3 & Bit 3 & 15 & Analog Common \\
\hline 4 & Bit 4 & & ( \(\pm \mathrm{V}_{\text {cc }}\) Common) \\
\hline 5 & Bit 5 & 16 & Analog Common \\
\hline 6 & Bit 6 & 17 & Analog Common \\
\hline 7 & Bit 7 & 18 & Analog Common \\
\hline 8 & Bit 8 & 19 & \(V_{\text {Do }}\) (Logic Supply) \\
\hline 9 & Bit 9 & 20 & lout (Current Output) \\
\hline 10 & Bit 10 & 21 & \(\mathrm{R}_{1}\) (Application Resistor) \\
\hline 11 & Bit 11 & 22 & BPO (Bipolar Offset) \\
\hline \[
\begin{aligned}
& 12 \\
& 13
\end{aligned}
\] & \begin{tabular}{l}
Bit 12 (LSB) \\
No connection
\end{tabular} & 23 & - Vcc (Negative Analog Supply) \\
\hline & & 24 & + Vcc (Positive Analog Supply) \\
\hline
\end{tabular}
range. This drift is expressed in parts per million of full scale range per \({ }^{\circ} \mathrm{C}\left(\mathrm{ppm}\right.\) of \(\left.\mathrm{FSR} /{ }^{\circ} \mathrm{C}\right)\).

\section*{COMPLIANCE}

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of the DAC812 is \(\pm 4.0 \mathrm{~V}\).

\section*{POWER SUPPLY SENSITIVITY}

Power supply sensitivity is a measure of the effect of a power supply change on the \(\mathrm{D} / \mathrm{A}\) converter output. It is defined as a percent of FSR per percent of change in either the positive or negative supplies about the nominal power supply voltages. To insure precision operation, each supply lead should be bypassed to ground as close to the unit as possible with a \(1 \mu \mathrm{~F}\) CS-type tantalum capacitor.

\section*{GROUNDING}

Care must be exercised when grounding the DAC812 (pins \(14,15,16,17\), and 18). In order to preserve the stated linearity and accuracy specifications it is necessary to use the ground pins as the analog ground reference point. Any voltage drop that develops between any of these five pins and the actual ground reference point will degrade the performance of the DAC812. To achieve fast settling performance it is recommended that pins 14 through 18 be returned directly to a ground plane (see Figure 1). The analog ground should be located as close to the DAC812 as possible. Otherwise, the accuracy will be degraded by the voltage drop in the ground lines.

\section*{SETTLING TIME}

Settling time for the DAC812 is the total time required for the output to settle within an error band around its


FIGURE 1. DAC812 Grounding Using Feedback Resistor to Generate Output Voltage.
final value after a digital input change. This time includes the digital delay of the internal switches.
Figure 2 shows a typical settling time curve of the DAC812 versus output error. This curve is for full-scale digital code changes. Figures 3 and 4 show typical measured settling time characteristics of the DAC812.
In order to achieve the minimum settling time, it is necessary to observe the following good high frequency construction techniques.
1. The power supplies should be bypassed by \(1 \mu \mathrm{~F}\) CStype tantalum capacitors.
2. Use a ground plane to connect common ground points.
3. Remove the ground plane from underneath signal lines where it would add capacitance.
4. Keep analog and digital signal lines physically separated to avoid coupling of the digital signal into the analog paths.


FIGURE 2. DAC812 Typical Settling Time vs. Accuracy


FIGURE 3. Typical DAC812 Negative-to-Positive FullScale Output Characteristic.


FIGURE 4. Typical Positive-to-Negative Full-Scale Output Characteristic.
5. Bring the source of the digital driving signal as close to the inputs of the DAC812 as possible. If the digital inputs are not clean it will be necessary to reshape them using registers or line drivers. It is recommended that the logic power line be bypassed near the digital logic circuitry as a further measure to achieve clean signals.
6. If possible, the DAC812 should be soldered directly into the printed circuit board since connector lead length will cause ringing in the output.

\section*{OUTPUT CONFIGURATIONS AND APPLICATIONS INFORMATION}

The DAC812 contains a \(1.24 \mathrm{k} \Omega\) resistor for generating the bipolar offset current and a \(1 \mathrm{k} \Omega\) resistor which is used as the feedback resistor when used with an external op amp. This thin-film network is constructed on sapphire to provide excellent temperature tracking capability inherent in thin-film networks. These internal resistors along with other internal resistors cause the DAC812 output, in any mode, to be a ratiometric product of the
reference. The feedback resistor has very low power sensitivity so that linearity is maintained independent of digital-code changes. Because this resistor is constructed on a sapphire network, it is possible to have both superior tracking and low capacitance.
Figure 5 shows the DAC812 connected to an external op amp in unipolar and bipolar modes. When the op amp is a Burr-Brown model OPA600 it is possible to achieve settling times to \(0.1 \%\) accuracy in 150 nsec . Output accuracy and linearity specifications are given when connected to an external op amp.
For highest speed operation, the DAC812 should be used without an external op amp. Figure 6 shows how to connect the DAC812 for bipolar and unipolar operation. Figure 7 illustrates how to connect the DAC812 to construct a fast A/D converter.


FIGURE 5. Bipolar and Unipolar Output Connections with External Op Amp.


FIGURE 6. Bipolar and Unipolar Output Connection with Resistor Load Only.


FIGURE 7. DAC812 Used in a Fast A/D Converter.

\section*{DESIGNED FOR AUDIO}

\section*{16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTER}

\section*{FEATURES}
- LOW COST
- NO EXTERNAL COMPONENTS REQUIRED
- 16-BIT RESOLUTION
- 16-BIT MONOTONICITY, typ
- 0.001\% OF FSR TYP DIFFERENTIAL LINEARITY ERROR
- 0.0025\% max THD (FS Input, KP Grade, 16 Bits)
- 0.02\% max THD (-20dB Input, KP Grade, 16 Bits)
- \(3 \mu\) sec SETTLING TIME, typ
- 96dB DYNAMIC RANGE
- \(\pm 10 \mathrm{~V}\) AUDIO OUTPUT
- EIAJ STC-007 COMPATIBLE
- INDUSTRY-STANDARD PINOUT
- COMPACT, PLASTIC DIP PACKAGE


\section*{DESCRIPTION}

The PCM53 family of converters are state-of-theart, fully monolithic, digital-to-analog converters that are designed and specified for digital audio applications. These devices employ a segmented architecture and ultra-stable, nichrome ( NiCr ), thinfilm, well-matched resistors to provide monotonicity, low distortion, and low differential linearity error (especially around bipolar zero) over long periods of time and over the full operating temperature range.
The PCM53 converters are completely self-contained with stable, low noise, internal, zener voltage reference; high speed current switches; resistor ladder network; and fast-settling, low noise, output operational amplifier all on a single monolithic chip. A special, open-loop reference circuit helps provide the fast settling time required for critical audio applications. The converters can be operated using two power supplies ( \(\pm 15 \mathrm{~V}\) ) instead of three separate supplies. Few external components are necessary for operation, and all critical specifications are \(100 \%\) tested. This helps to assure the user of high system reliability and outstanding overall system performance.
The current output models settle to within \(\pm 0.006 \%\) of FSR final value in typically 350 nsec in response to a full-scale change in the digital input code.
These converters are packaged in a high-quality molded plastic package and have passed operating life tests under simultaneous high-pressure, hightemperature and high humidity conditions.
The letters \(V\) and I (e.g. PCM53JP-V and PCM53K P-I) refer to the voltage-output and currentoutput models respectively.

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}
\(T_{A}=+25^{\circ} \mathrm{C}\) rated power supplies unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} & \multicolumn{3}{|c|}{PCM53JP-I, -V} & \multicolumn{3}{|c|}{PCM53KP-I, -V} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{8}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
DIGITAL INPUT \\
Resolution \\
Dynamic Range \\
Logic Levels (TTL/CMOS Compatıble Logic " 1 " at \(+40 \mu \mathrm{~A}\) \\
Logic "0" at -05 mA
\end{tabular} & \[
\begin{gathered}
+24 \\
0
\end{gathered}
\] & \[
\begin{aligned}
& 16 \\
& 96
\end{aligned}
\] & \[
\begin{aligned}
& +V_{c c} \\
& +08
\end{aligned}
\] & * & * & * & \begin{tabular}{l}
Bits \\
dB \\
VDC \\
VDC
\end{tabular} \\
\hline \multicolumn{8}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Gain Error \\
Bipolar Zero Error \({ }^{\text {(1) }}\) \\
Differential Linearity Error at Bipolar Zero \\
Noise (rms) \((20 \mathrm{~Hz}\) to 20 kHz ) at Bipolar Zero (Vout models)
\end{tabular} & & \[
\begin{gathered}
\pm 01 \\
\pm 10 \\
0001 \\
30
\end{gathered}
\] & \[
\begin{gathered}
\pm 25 \\
\pm 200 \\
0005 \\
60
\end{gathered}
\] & & * & \[
\begin{gathered}
\pm 10 \\
\pm 50 \\
0003
\end{gathered}
\] & \(\%\)
\(m V\)
\(\%\) of \(\mathrm{FSR}^{(2)}\)
\(\mu \mathrm{V}\) \\
\hline TOTAL HARMONIC DISTORTION \({ }^{(3)}\) (16-Bit Resolution)
\[
\begin{aligned}
& V_{0}= \pm F S \text { at } f=420 \mathrm{~Hz} \\
& V_{0}=-20 \mathrm{~dB} \text { at } f=420 \mathrm{~Hz} \\
& V_{0}=-60 \mathrm{~dB} \text { at } f=420 \mathrm{~Hz}
\end{aligned}
\] & & \[
\begin{gathered}
0002 \\
002 \\
19 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
0004 \\
004 \\
40
\end{gathered}
\] & & * & \[
\begin{gathered}
00025 \\
002 \\
20 \\
\hline
\end{gathered}
\] & \[
\begin{aligned}
& \% \\
& \% \\
& \%
\end{aligned}
\] \\
\hline MONOTONICITY & & 16 & & & * & & Bits \\
\hline \begin{tabular}{l}
DRIFT \(\left(0^{\circ} \mathrm{C}\right.\) to \(\left.+70^{\circ} \mathrm{C}\right)\) \\
Total Bipolar Drift (includes gain, offset, and linearity drift) \\
Bipolar Zero Drift
\end{tabular} & & \[
\begin{gathered}
\pm 25 \\
\pm 01 \\
\pm 001 \\
\pm 4 \\
\hline
\end{gathered}
\] & \[
\begin{gathered}
\pm 150 \\
\pm 068 \\
\pm 006 \\
\pm 20
\end{gathered}
\] & & * & ** & ```
ppm of FSR/ }\mp@subsup{}{}{\circ}\textrm{C
    % of FSR
        dB
ppm of FSR/}/\mp@subsup{}{}{\circ}\textrm{C
``` \\
\hline \begin{tabular}{l}
SETTLING TIME (to \(\pm 0006 \%\) of FSR) \\
Voltage Models Output 10V Step 1LSB Step \\
Current Models Output (1mA Step) \(10 \Omega\) to \(100 \Omega\) Load \(1 \mathrm{k} \Omega\) Load \(^{(4)}\) \\
Deglitcher Delay (THD Test) \({ }^{(5)}\) \\
Slew Rate
\end{tabular} & & \[
\begin{gathered}
3 \\
1 \\
350 \\
350 \\
25 \\
10
\end{gathered}
\] & 40 & &  & * & \(\mu \mathrm{sec}\) \(\mu \mathrm{sec}\) nsec nsec \(\mu \mathrm{sec}\) \(\mathrm{V} / \mu \mathrm{sec}\) \\
\hline WARM-UP TIME & 1 & & & * & & & Mın \\
\hline \multicolumn{8}{|l|}{OUTPUT} \\
\hline \(\left.\begin{array}{|l|l}\hline \text { ANALOG OUTPUT } \\
\text { Voltage Models } & \text { Output Voltage Range } \\
& \text { Output Current } \\
\text { Output Impedance } \\
\text { Short-Circuit Duration }\end{array}\right\}\)\begin{tabular}{l} 
Output Current Range \(( \pm 30 \%)\) \\
Output Impedance \(( \pm 30 \%)\)
\end{tabular} & \[
\begin{gathered}
\pm 975 \\
\pm 5 \\
\quad \text { Indef }
\end{gathered}
\] & \begin{tabular}{l}
\[
\pm 10
\] \\
01 \\
nte to Co \(\pm 1\) 24
\end{tabular} & \begin{tabular}{l}
\[
\pm 1025
\] \\
mon
\end{tabular} & \(\pm 9\). &  & \(\pm 101\) & \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\Omega \\
\mathrm{~mA} \\
\mathrm{k} \Omega
\end{gathered}
\] \\
\hline \multicolumn{8}{|l|}{POWER SUPPLY} \\
\hline \[
\begin{aligned}
& \text { SENSITIVITY } \\
& +V_{c c} \\
& -V_{c c} \\
& V_{D D}
\end{aligned}
\] & & \(\pm 0001\)
\(\pm 0001\)
\(\pm 0001\) & & & * & & \begin{tabular}{l}
\(\%\) of FSR/ \(\% \mathrm{~V}_{\mathrm{cc}}\) \\
\(\%\) of FSR/ \(/ \% V_{c c}\) \\
\(\%\) of FSR/\%Vcc
\end{tabular} \\
\hline \begin{tabular}{l}
POWER SUPPLY REQUIREMENTS
\[
\begin{array}{ll}
\text { Voltage } & \pm V_{C C}{ }^{(6)} \\
V_{D O}{ }^{(6)}
\end{array}
\] \\
( \(V_{\text {DD }}\) may be connected to \(+\mathrm{V}_{\text {CC }}\) supply voltage Result is slightly increased total power dissipation of approximately 40 mW )
\[
\begin{array}{ll}
\text { Supply Drain (no load) } & +V_{c c}^{(6)} \\
& -V_{c c}^{(6)} \\
& V_{D D}{ }^{(6)}
\end{array}
\]
\end{tabular} & \[
\begin{gathered}
\pm 1425 \\
+475
\end{gathered}
\] & \[
\begin{gathered}
\pm 15 \\
+5 \\
\\
+18 \\
-18 \\
+4 \\
\hline
\end{gathered}
\] & \[
\begin{array}{r} 
\pm 1575 \\
+1575 \\
\\
+30 \\
-30 \\
+10
\end{array}
\] & * &  &  & \begin{tabular}{l}
VDC VDC \\
mA mA mA
\end{tabular} \\
\hline \multicolumn{8}{|l|}{TEMPERATURE RANGE} \\
\hline Specification Operatıng & \[
\begin{gathered}
0 \\
-25
\end{gathered}
\] & & \[
\begin{aligned}
& +70 \\
& +85
\end{aligned}
\] & * & & * & \[
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

NOTES (1) Adjustable to zero with external potentiometer (2) FSR means Full-Scale Range and is 20 V for \(\pm 10 \mathrm{~V}\) voltage output models and 2 mA for \(\pm 1 \mathrm{~mA}\) current output models (3) The measurement of total harmonic distortion is highly dependent on the characteristics of the measurement circuit \(A\) block diagram of a measurement circuit is shown in Figure 2 Burr-Brown may calculate THD from the measured linearity errors using equation 2 in the section on "Total Harmonic Distortion," but specifies that the maximum THD measured with the circuit shown in Figure 2 will be less than the limits indicated (4) Measured with an active clamp to provide a low impedance for approximately 200nsec (5) Deglitcher or Sample/Hold delay used in THD measurement test circuit See Figures 2 and 3 (6) See Connection Diagram and Pin Assignments

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{DC Supply Voltages ................... \(\pm\) 18VDC} \\
\hline \multicolumn{2}{|l|}{Input Logic Voltage ...-1V to +Supply Voltage} \\
\hline Storage Temperatur & \(-55^{\circ} \mathrm{C}\) to \(+100^{\circ} \mathrm{C}\) \\
\hline Lead Temperature & \\
\hline During Soldering. & 10sec at \(+300^{\circ}\) \\
\hline
\end{tabular}

MECHANICAL


\section*{CONNECTION DIAGRAM}


PIN ASSIGNMENTS
\begin{tabular}{|c|c|c|}
\hline Pin No. & PCM53KP-V, PCM53JP-V & PCM53KP-I, PCM53JP-I \\
\hline 1 & Bit 1 (MSB) & Bit 1 (MSB) \\
\hline 2 & Bit 2 & Bit 1 \\
\hline 3 & Bit 3 & Bit 3 \\
\hline 4 & Bit 4 & Bit 4 \\
\hline 5 & Bit 5 & Bit 5 \\
\hline 6 & Bit 6 & Bit 6 \\
\hline 7 & Bit 7 & Bit 7 \\
\hline 8 & Bit 8 & Bit 8 \\
\hline 9 & Bit 9 & Bit 9 \\
\hline 10 & Bit 10 & Bit 10 \\
\hline 11 & Bit 11 & Bit 11 \\
\hline 12 & Bit 12 & Bit 12 \\
\hline 13 & Bit 13 & Bit 13 \\
\hline 14 & Bit 14 & Bit 14 \\
\hline 15 & Bit 15 & Bit 15 \\
\hline 16 & Bit 16 (LSB) & Bit 16 (LSB) \\
\hline 17 & \(\pm 10 \mathrm{~V}\) Audıo Out & \(\mathrm{R}_{\mathrm{f}}(10 \mathrm{k} \Omega \pm 30 \%)\) \\
\hline 18 & \(V_{\text {DD }}\) & V \({ }_{\text {D }}\) \\
\hline 19 & \(-V_{c c}\) & \(-\mathrm{V}_{\mathrm{cc}}\) \\
\hline 20 & Common & Common \\
\hline 21 & Summing Junction & \begin{tabular}{l}
lout, \(\pm 1 \mathrm{~mA} \pm 30 \%\) \\
(Audıo Output)
\end{tabular} \\
\hline 22 & Test Point & Test Point \\
\hline 23 & \(+\mathrm{V}_{\mathrm{cc}}\) & \(+\mathrm{V}_{\mathrm{cc}}\) \\
\hline 24 & Reference Out (+6 3V) & Reference Out ( \(+6 \mathrm{3V}\) ) \\
\hline
\end{tabular}

ORDERING INFORMATION
\begin{tabular}{|c|c|}
\hline Model No. & \begin{tabular}{c} 
Output \\
Configuration
\end{tabular} \\
\hline PCM53JP-I & \(\pm 1 \mathrm{~mA}\) \\
PCM53KP-I & \(\pm 1 \mathrm{~mA}\) \\
PCM53JP-V & \(\pm 10 \mathrm{~V}\) \\
PCM53KP-V & \(\pm 10 \mathrm{~V}\) \\
\hline
\end{tabular}

\section*{THEORY OF OPERATION AND AUDIO SPECIFICATIONS}

The transfer function of an ideal binary \(\mathrm{D} / \mathrm{A}\) converter is a set of discrete output levels that lie on a straight line as shown in Figure 1. The number of possible discrete output levels, or resolution, is equal to \(2^{n}\) where \(n\) is the number of digital inputs or "bits". The PCM53 has \(2^{16}\) or 65,536 possible output levels. Another method of expressing resolution that is useful in audio applications is Dynamic Range.


FIGURE 1. Input vs Output for an Ideal Bipoiar D/A Converter.

\section*{DYNAMIC RANGE}

The Dynamic Range is a measure of the ratio of the smallest signals the converter can produce to the full-scale range and is usually expressed in decibels (dB). The theoretical dynamic range of a converter is approximately \(6 \times\) n , or about 96 dB for a 16 -bit converter. The actual, or useful, dynamic range is limited by noise and linearity errors and is therefore somewhat less than the theoretical limit. However, this does point out that a resolution of at least 16 bits is required to obtain a 90 dB minimum dynamic range, regardless of the accuracy of the converter. Another specification that is useful for audio applications is Total Harmonic Distortion (THD).

\section*{TOTAL HARMONIC DISTORTION}

THD is useful in audio applications and is a measure of the magnitude and distribution of the Linearity Error, Differential Linearity Error, and Noise, as well as Quantization Error. To be useful, THD should be specified for both high level and low level input signals. This error is unadjustable and is the most meaningful indicator of \(D / A\) converter accuracy for audio applications.
The THD is defined as the ratio of the square root of the sum of the squares of the values of the harmonics to the value of the fundamental input frequency and is expressed in percent or dB . A block diagram of the test circuit used to measure the THD of the PCM53 is shown in Figure 2. A timıng diagram of the control logic is shown in Figure 3.


FIGURE 3. Control Logic Timing for PCM53 Distortion Test Circuit.

If we assume that the error due to the test circuit is negligible, then the rms value of the PCM53 error referred to the input can be shown to be
\[
\begin{equation*}
\epsilon_{\mathrm{rms}}=\sqrt{\frac{1}{n} \sum_{i=1}^{\mathrm{n}}\left[\mathrm{E}_{\mathrm{L}}(\mathrm{i})+\mathrm{E}_{\mathrm{Q}( }(\mathrm{i})\right]^{2}} \tag{1}
\end{equation*}
\]
where n is the number of samples in one cycle of any given sine wave, \(\mathrm{E}_{\mathrm{L}}(\mathrm{i})\) is the linearity error of the PCM53 at each sampling point, and \(\mathrm{E}_{\mathrm{Q}}(1)\) is the quantization error at each sampling point. The THD can then be expressed as
\[
\begin{equation*}
\mathrm{THD}=\frac{\epsilon_{\mathrm{rms}}}{\mathrm{E}_{\mathrm{rms}}}=\frac{\sqrt{\frac{1}{\mathrm{n}_{1}} \sum_{i=1}^{\mathrm{n}}\left[\mathrm{E}_{\mathrm{l}}(\mathrm{i})+\mathrm{E}_{\mathrm{Q}}(\mathrm{i})\right]^{2}}}{\mathrm{E}_{\mathrm{rms}}} \times 100 \% \tag{2}
\end{equation*}
\]
where \(\mathrm{E}_{\mathrm{rm}}\) is the rms signal-voltage level.
This expression indicates that, in general, there is a correlation between the THD and the square root of the sum of


FIGURE 2. Block Diagram of Distortion Test Circuit.
the squares of the linearity errors at each dıgital word of interest. However, this expression does not mean that the worst-case linearity error of the \(\mathrm{D} / \mathrm{A}\) is directly correlated to the THD.

For the PCM53 the test period was chosen to be \(22.7 \mu \mathrm{sec}\) ( 44.1 kHz ) which is compatible with the EIAJ STC-007 specification for PCM audio. The test frequency is 420 Hz and the amplitude of the input signal is \(0 \mathrm{~dB},-20 \mathrm{~dB}\), and -60 dB down from full scale.

Figure 4 shows the typical THD as a function of output voltage.
Figure 5 shows typical THD as a function of frequency.


FIGURE 4. Total Harmonic Distortion (THD) vs Vout.


FIGURE 5. Total Harmonic Distortion (THD) vs Frequency.

\section*{DIGITAL INPUT CODES}

The PCM53 accepts complementary digital input codes in binary format. It may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes. See Table I.

TABLE I. Digital Input Codes.
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|c|}{DIGITAL INPUT CODES} \\
\hline \multirow{6}{*}{All bits ON Mid Scale All bits OFF} & \multirow[b]{3}{*}{} & COB & CTC* \\
\hline & & Complementary Offset Binary & Complementary Two's Complement \\
\hline & & +Full Scale & -1LSB \\
\hline & 0111 111. & Zero & -Full Scale \\
\hline & 1111.111 & Full Scale & Zero \\
\hline & 1000 000 & -1LSB & +Full Scale \\
\hline
\end{tabular}
*A TTL inverter must be connected between the MSB input signal and bit 1 ( p In 1 ) to obtain CTC input code

\section*{DETAILED THEORY OF OPERATION}

In the basic design, the three functions represented by the complete \(\mathrm{D} / \mathrm{A}\) converter-the voltage reference, the output amplifier, and the converter-are distributed among six major circuit blocks (Figure 6). Three blocks-the open loop reference, the current-offset circuit, and the reference output amplifier-perform the reference functions. The D/A conversion is performed by two circuits called the upper converter and the lower converter, which are combined into the voltage output by the on-chip output op amp.
The prime requirements for a \(\mathrm{D} / \mathrm{A}\) converter circuit designed for PCM audio applications are that it have low differential linearity error and monotonicity and that it stay that way over a useful temperature range. To obtain this performance at 14 to 16 bits, the converter combines segmentation with multiple R-2R networks.
The upper converter, which generates the three most significant bits, is made up of seven equal current sources ( \(\mathrm{Q}_{1} \mathrm{R}_{\mathrm{E} 1}\) through \(\mathrm{Q}_{7} \mathrm{R}_{\mathrm{E} 7}\) ), each providing 0.25 mA . Together the sources form the upper converter current, \(\mathrm{I}_{\mathrm{Dacu}}\).
The three binary-coded MSBs (bits 1, 2, and 3) are decoded by a three-to-seven-line circuit, which sequentially selects the equal current sources as the binary code formed by the bits changes through the eight values ( 000 to 111). Thus, as the code ranges through its values, \(\mathrm{I}_{\mathrm{DACU}}\) changes from 0 to 1.75 mA . This scheme ensures monotonicity, reduces initial matching and tracking requirements, and cuts the tracking errors that occur with temperature and time.

\section*{Averaging Transistor and Resistor Shifts}

To further improve the tolerance of the upper converter to time and temperature change, the seven equal currents are turned on in the following order: \(\mathrm{Q}_{4}, \mathrm{Q}_{2}, \mathrm{Q}_{7}, \mathrm{Q}_{5}, \mathrm{Q}_{1}\), \(\mathrm{Q}_{6}, \mathrm{Q}_{3}\). This sequence, which produces the zero-to-fullscale output, averages the shifts that occur in transistor parameters and in the value of the emitter resistors.
The 13 least significant bits are produced by the lower converter, which uses nine more equal-current sources for the nine middle bits and emitter area rationing for the 4LSBs. However, rather than being summed directly by the current of the upper converter (which would have required \(2^{16}-1\) equal current sources) the current sour-


FIGURE 6. Simplified Circuit Diagram of the PCM53 16-bit Digital-to-Analog Converter.
ces are further divided binarıly by a pair of R-2R networks, called the modified R-2R ladder and the secondary ladder. By diverting the LSB currents through the modified ladder, the lower converter produces \(I_{\text {Dacl }}\). This current consists of \(2^{13}-1\) discrete, 30 nA steps for each 0.25 mA segment of the upper converter. \(\mathrm{I}_{\text {DACU }}\) and \(\mathrm{I}_{\mathrm{DAC}}\) are added at the summing junction, SJ , to form the \(\mathrm{I}_{\mathrm{DAC}}\), which has a range that varies between 0 and 1.99997 mA .

The modified \(R-2 R\) ladder is superior to a conventional R-2R ladder because its output can be increased or decreased by laser-trimming of its output resistors ( \(\mathrm{R}_{\mathrm{X}}\) and \(R_{Y}\) ). Such trimming does not change the binary current division in the ladder. The gain of the lower converter can then be trimmed relative to the gain of the upper converter without interacting or in any way affecting the linearity of the lower converter.
The initial values of the 16 current sources are determined by the voltage at the output of the reference (the emitter of \(\mathrm{Q}_{23}\) ), but the sources are set to the same value when the emitter resistors ( \(\mathrm{R}_{1}-\mathrm{R}_{16}\) ) are laser-trimmed. The sources are turned on and off by a differential switch pair (such as \(\mathrm{Q}_{8 \mathrm{~A}}-\mathrm{Q}_{8 \mathrm{~B}}\) ) driven by the low-power Schottky TTL-compatible input circuit (typical of \(D_{7}, R_{7}, Q_{7}, Z_{8}\) ).

\section*{Constant Power}

To maintain 16-bit performance, the on-chip power dissipation-and therefore the chip temperature-must be kept constant during code changes. Therefore the current from both the ON side ( \(\mathrm{Q}_{1 \mathrm{~B}}\) ) and the OFF side ( \(\mathrm{Q}_{1 \mathrm{~A}}\) ) of each differential switch pair in the upper converter should come from \(+V_{C C}\), rather than one from \(+V_{C C}\) and one from ground. The on-side currents (when the bits are on) come from \(+\mathrm{V}_{\mathrm{CC}}\) and flow through \(\mathrm{A}_{2}\) and the feedback resistor, \(\mathrm{R}_{\mathrm{FB}}\), to the summing junction to form \(\mathrm{I}_{\mathrm{DACU}}\). Transistor \(\mathrm{Q}_{22}\) is used to provide the off-side current with a similar path to \(+\mathrm{V}_{\mathrm{cc}}\). In the lower converter, the secondary \(\mathrm{R}-2 \mathrm{R}\) ladder, which is connected between the OFF side of the differential switches and \(Q_{22}\), provides the same function by keeping the \(+\mathrm{V}_{\mathrm{cc}}\) current and the analog ground current constant with code changes.
The secondary ladder also significantly reduces linearity errors that would otherwise be caused by external ground wiring. Indeed, the secondary ladder makes possible the use of a single ground pin, which is the only way to make all the connections in a 24 -pin package.
Most converters use a closed-loop op amp for precision DC biasing of their current sources. However, switching transients can cause excessive settling time in the op amp. To ensure minimum settling time, the PCM53 uses an open-loop reference circuit, which incidentally does not require space-consuming capacitors for frequency compensation or suppression of switching transients.
The reference voltage is generated by a Kelvin-sensed buried zener diode. Kelvin sensing is used because the elements of the buried zener, \(\mathrm{R}_{\mathrm{A}}\) and \(\mathrm{R}_{\mathrm{B}}\), have a large and nonlinear temperature coefficient. The Kelvin-sensed connection removes from the reference path the large
voltage drop, \(\mathrm{R}_{\mathrm{B}} \mathrm{I}_{\mathrm{Z}}\), caused by the 1 mA zener current \(\mathrm{I}_{/}\). Instead it substitutes the voltage drop produced across \(\mathrm{R}_{\mathrm{A}}\) by the base current of \(\mathrm{Q}_{\mathrm{B}}\).
Since this base current is only \(1 \mu \mathrm{~A}\), the drop is negligible, and the true zener breakdown, \(\mathrm{V}_{\mathrm{L}}\) is sensed. In addition great care was taken to ensure that all temperaturesensitive parts of the open-loop reference were laid out along lines of thermal equilibrium, to prevent thermal settling tails.

\section*{High-Speed Output Amplifier}

In voltage-output models, the output amplifier, \(\mathrm{A}_{2}\), which sums all of the output currents and converts them into the output voltage, \(\mathrm{V}_{\mathrm{DAC}}\), must be just as accurate as the reference and current sources and just as fast as the switching circuits.
The amplifier is very fast, and it is well behaved when driving a capacitive load. It slews at \(10 \mathrm{~V} / \mu \mathrm{sec}\) and typıcally settles to \(0.003 \%\) of final value in less than \(4 \mu \mathrm{sec}\) for a 20 V step. For a step of 1 LSB at the major carry, it settles in \(1.5 \mu \mathrm{sec}\). The thermal tails caused by temperature gradients and resistor self-heating are less than \(0.001 \%\) of full scale.
Thermal tails occur when thermal gradients across the chip change as signal levels change. For example, when driving a load the output stage of the amplifier and its feedback resistor generate more heat at the full-scale output voltage than at zero. Therefore the temperaturesensitive differential input stage, which is close by on the chip, uses cross-coupled transistors and resistors to equalize thermal gradients.
To achieve a \(\pm 10 \mathrm{~V}\) output swing when operating from \(\pm 15 \mathrm{~V}\), the output stage of the amplifier uses two transistor pairs connected in series. This scheme is necessary because the breakdown voltage of the npn transistors is limited to 20 V by the semiconductor process.
In addition, the output stage is biased in a class \(A B\) condition, so that current is always flowing. Continuous current flow is essential to ensure that the open-loop gain, \(A_{\circ}\), and closed-loop output impedance, \(\mathrm{R}_{\mathrm{o}}\), remain constant for both positive and negative full-scale output swings at 103 dB and \(0.03 \Omega\), respectively. With lesser performance, errors would occur. If, for example, \(A_{o}\) changed from 94 dB to 100 dB for an output swing of -10 V to +10 V respectively, the output error would change by \(100 \mu \mathrm{~V}\), and the change would be nonlinear. Likewise a nonlinear error approaching \(200 \mu \mathrm{~V}\) would occur if \(\mathrm{R}_{o}\) changed from \(0.04 \Omega\) to \(0.08 \Omega\).

\section*{DISCUSSION OF SPECIFICATIONS}

The PCM53 is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for a \(D / A\) converter in audio applications are Total Harmonic Distortion, Differential Linearity Error, Bipolar Zero Error, parameter shifts with time and temperature and settling time effects on accuracy.

The PCM53 is factory-trimmed and tested for all critical key specifications.
The accuracy of a D/A converter is described by the transfer function shown in Figure 1. The errors in the D/A converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Offset or Bipolar Zero errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the bipolar zero point and Offset drift shifts the line left or right over the operating temperature range. Most of the Offset and Gain drift with temperature or time is due to the drift of the internal reference zener diode. The converter is designed so that these drifts are in opposite directions. This way the Bipolar Zero voltage is virtually unaffected by variations in the reference voltage.

\section*{BIPOLAR ZERO ERROR}

Initial Bipolar Zero Error (Bit 1 "ON" and all other bits "OFF") is the deviation from zero volts out and is factory-trimmed to typically \(\pm 10 \mathrm{mV}\) at \(+25^{\circ} \mathrm{C}\). This error may be trimmed to zero by connecting the external trim potentiometer shown in Figure 8.

\section*{DIFFERENTIAL LINEARITY ERROR}

Differential Linearity Error (DLE) is the deviation from an ideal ILSB change from one adjacent output state to the next. DLE is important in audio applications because excessive DLE at Bipolar Zero (at the "major carry") can result in audible crossover distortion for low level output signals. Initial DLE on the PCM53 is factory-trimmed to typically \(\pm 0.001 \%\) of FSR.

\section*{STABILITY WITH TIME AND TEMPERATURE}

The parameters of a \(\mathrm{D} / \mathrm{A}\) converter designed for audio applications should be stable over a relatively wide temperature range and over long periods of time to avoid undesirable periodic readjustment. The most important parameters are Bipolar Zero Error, Differential Linearity Error, and Total Harmonic Distortion. Most of the Offset and Gain drift with temperature or time is due to the drift of the internal reference zener diode. The PCM53 is designed so that these drifts are in opposite directions so that the Bipolar Zero voltage is virtually unaffected by variations in the reference voltage. Both DLE and THD are dependent upon the matching and tracking of resistor ratios and upon \(\mathrm{V}_{\mathrm{BE}}\) and \(h_{\text {FE }}\) of the current-source transistors. The PCM53 was designed so that any absolute shift in these components has virtually no effect on DLE or THD. The resistors are made of identical links of ultra-stable nichrome thin-film. The current density in these resistors is very low to further enhance their stability.

\section*{POWER SUPPLY SENSITIVITY}

Changes in the DC power supplies will affect accuracy.

The PCM53 power supply sensitivity is specified for \(\pm \mathbf{0 . 0 1 \%}\) of FSR/ \(\% \mathrm{~V}_{\text {cc }}\) for all supplies. Normally, regulated power supplies with \(1 \%\) or less ripple are recommended for use with the DAC. See also Power Supply Connections paragraph in the Installation and Operating Instructions section.

\section*{SETTLING TIME}

Settling time is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 7).


FIGURE 7. Full Scale Range Settling Time vs Accuracy.
Settling times are specified to \(\pm 0.006 \%\) of FSR; one for a large output voltage change of 10 V and one for a ILSB change. The 1LSB change is measured at the major carry ( \(0111 . . .11\) to \(10000 \ldots 00\) ), the point at which the worst-case settling time occurs.

\section*{INSTALLATION AND OPERATING INSTRUCTIONS} POWER SUPPLY CONNECTIONS
For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors ( \(1 \mu \mathrm{~F}\) tantalum or electrolytic recommended) should be located close to the PCM53.

\section*{EXTERNAL BIPOLAR ZERO ADJUST (OPTIONAL)}

In some applications the Bipolar Zero Error (offset) may require adjustment. This error may be adjusted to zero by installing an external potentiometer as shown in Figure 8. The potentiometer should have adequate resolution, at least 10 turns for full-scale adjustment.


FIGURE 8. Optional External Bipolar Zero Adjust.

PCM53P

The TCR of the potentiometer should be \(100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) or less. The series resistor, \(\mathrm{R}_{\mathrm{s}}\) ( \(20 \%\) carbon or better) should be located close to the PCM53 to prevent noise pickup. Refer to Figure 9 for the relationship of Bipolar Zero adjust on the \(\mathrm{D} / \mathrm{A}\) converter transfer function.


FIGURE 9. Effect of Bipolar Zero Adjustment on a Bipolar D/A Converter Transfer Function.

\section*{ADJUSTMENT PROCEDURE}

Apply the digital input code that should produce zero volts output (bit 1 or MSB "ON" and all other bits "OFF"). Adjust the bipolar zero potentiometer until zero volts is obtained.
Table II shows the ideal plus and minus full scale voltages and LSB values for both 14- and 16-bits resolution.

TABLE II. Digital Input and Analog Output Relationship.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{DIGITAL INPUT CODE} & \multicolumn{4}{|c|}{OUTPUT} \\
\hline & \multicolumn{2}{|l|}{Voltage Model} & \multicolumn{2}{|l|}{Current Model} \\
\hline & 16-Bit Resolution & 14-Bit Resolution & \[
\begin{gathered}
\text { 16-Bit } \\
\text { Resolution }
\end{gathered}
\] & 14-Bit Resolution \\
\hline Complementary & & & & \\
\hline Bipolar Offset & & & & \\
\hline Binary (COB) & & & & \\
\hline \(\pm 10 \mathrm{~V}\) (PCM53) & & & & \\
\hline One LSB & \(+305 \mu \mathrm{~V}\) & +1 22mV & \(0031 \mu \mathrm{~A}\) & \(0122 \mu \mathrm{~A}\) \\
\hline All Bits On & & & & \\
\hline 0000 & +9 99969V & +9 99878V & -0 99997mA & -0 99988mA \\
\hline All Bits Off & & & & \\
\hline 1111 & \(-1000000 \mathrm{~V}\) & \(-1000000 \mathrm{~V}\) & -100000mA & \(+100000 \mathrm{~mA}\) \\
\hline
\end{tabular}

\section*{INSTALLATION CONSIDERATIONS}

If 14-bit resolution is desired, bit 15 (pin 15) and bit 16 (pin 16) should be connected to \(V_{D D}\) through a \(1 \mathrm{k} \Omega\) resistor to insure that these bits remain off.
Figure 10 shows the connection diagram for a PCM53-V. Figures 11 and 12 show connection diagrams for PCM53-I models.
Lead and contact resistances are represented by \(R_{1}\) through \(R_{3}\). As long as the load resistance ( \(R_{L}\) ) is constant, \(R_{1}\) simply introduces a gain error. \(R_{2}\) is part of \(R_{1}\) if the output voltage is sensed at Common (pin 20) and therefore intro-


FIGURE 10. Output Circuit for PCM53-V.


FIGURE 11. Preferred External Op Amp Configuration Using PCM53-I.
duces no error. If \(R_{L}\) is variable, then \(R_{1}\) should be less than \(R_{L \text { min }} / 2^{16}\) to reduce voltage drops due to wiring to less than ILSB. \(\mathrm{R}_{\mathrm{L}}\) should be located as close as possible to the PCM53 for optimum performance.
The PCM53 and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key word in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a signal lead and its return conductor are wired close together they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.


FIGURE 12. Driving a Resistive Load With PCM53-I.
Figures 11 and 12 show connection diagrams for PCM53-I models.

\section*{APPLICATIONS}

Figures 13 and 14 show a circuit diagram and timing diagram of a single PCM53-V used to obtain both left and right channel audio output in a typical digital audio system. The Sony CX-7934 and associated LSI logic contain all of the required circuitry for error detection,
correction, and formatting of the digital data obtained from the Compact Disc prior to sending this information to the D/A converter. The CX-7934 is used in a parallel output mode where the left and right channel parallel data are time-shared. Since the digital inputs of the PCM53 are TTL-compatible, they can be connected directly to the parallel outputs of the CX-7934. Only a single inverter is required (Bit 1) to convert the two's complement output code of the CX-7934 to offset binary. The audio output of the PCM53-V is alternately timeshared between the left and right channels. The design is greatly simplified because the PCM53-V is a complete D/A converter.
A sample/hold amplifier, or "deglitcher", is required at the output of the D/A converter for both the left and right channel, as shown in Figure 15. The \(\mathrm{S} / \mathrm{H}\) amplifier for the left channel is composed of \(\mathrm{A}_{2}, \mathrm{SW}_{1}\), and associated circuitry. \(\mathrm{A}_{2}\) is used as an integrator to hold the analog voltage in \(\mathrm{C}_{1}\). Since the source and drain of the FET switch operates at a virtual ground when "C" and " \(B\) " are closed in the sample mode, there is no increase in distortion caused by the modulation effect of \(\mathrm{R}_{\text {on }}\) by the audio signal.
Figure 16 shows the deglitcher control signals for both the left and right channels which are produced by the timing control logic. A delay of \(2.5 \mu \mathrm{sec}(\mathrm{t} \omega)\) is provided to eliminate the glitch and allow the output of the PCM53-V to settle within a small error band around its


FIGURE 13. A Single PCM52/53 Used to Obtain Both Left and Right Channel Output in a Typical Digital Audio System.


FIGURE 14. Timing Diagram for the Digital Audio System Using PCM53 and Sony LSI Logic.


FIGURE 15. A Sample/Hold Amplifier (Deglitcher) is Required at the Digital-to-Analog Output for Both Left and Right Channels.


FIGURE 16. Timing Diagram for the Deglitcher Control Signals.
final value before connecting it to the channel output.
Due to the fast settling time of the PCM53-V, it is possible to minimize the delay between the left channel and right channel outputs when using a single \(\mathrm{D} / \mathrm{A}\) converter for both channels. This is important because the left and right channel data is recorded in phase and use of a slower D/A converter would result in significant phase error at the higher audio frequencies.
A low-pass filter is required at the \(\mathrm{S} / \mathrm{H}\) output to remove all unwanted frequency components caused by the sam-
pling frequency as well as the discrete nature of the D A converter output. The filter must have a flat amplitude response over the entire audio band ( 0 to 20 kHz ) and a very-high attenuation above 20 kHz . Most previous digital audio circuits used a high-order (9-13 pole) analog filter. However, the phase response of an analog filter with these amplitude characteristics is nonlinear and can disturb the pulse-shaped characteristics of the transients contained in music.

\section*{SECOND-GENERATION SYSTEMS}

One method of avoiding this problem and obtaining a linear phase response is to use an oversampling digital filter technique as shown in Figure 17. The Yamaha YM3511 and YM-2201 LSI chips provide all of the functions described for the Sony chip set and, in addition, contain an onboard digital oversampling filter which effectively multiplies the sampling frequency by a factor of two and sends the parallel data at a rate of 88.2 kHz to the \(\mathrm{D} / \mathrm{A}\) converter. Since the offset binary parallel data is directly available from the YM-2201, no external inverter is required. Furthermore, since the deglitcher control signal is also available from the YM-2201, no external timing control logic is required for most applications. The timing diagram for this circuit is shown in Figure 18.
This circuit requires a very fast \(\mathrm{D} / \mathrm{A}\) converter since the sampling frequency is multiplied by a factor of two or more. This technique results in intermodulation products being created, by mixing the sampling frequency and components of the audio frequency, that are far outside the audio band of 0 to 20 kHz . These unwanted frequencies are easily removed by a low-order linear-phase analog filter following the deglitcher circuit, since a sharp amplitude response is not required. A single PCM53-V can be used for both the left and right channel as long as the oversampling rate of the digital filter is two. An oversampling rate of four can be used if a separate PCM53 is used for each channel. This would reduce the complexities of the analog filter required even further (at the expense of an additional \(\mathrm{D} / \mathrm{A}\) converter).
Another factor to consider when choosing a D/A converter for digital audio applications is that the linearity of the total harmonic distortion versus output signal should be good since a change in the background noise level can be audible. The design of the PCM53 ensures that the linearity of the total harmonic distortion versus output signal level is very good over the full range of amplitude and frequencies. Also, no special grounding or shielding techniques are required to obtain good signal-to-noise ratio with the PCM53. Some converters require a high frequency clock which can couple to the analog output of the \(\mathrm{D} / \mathrm{A}\) converter through the output wiring and ground circuitry.
The PCM53 D/A converters provide a complete solution to one of the most critical portions of a digital audio system. Since the sound of the system can be affected by the \(\mathrm{D} / \mathrm{A}\) converter more than any other single component, the selection of which converter to use should be made with care.


PCM53P
FIGURE 17. Oversampling Digital-Filter Technique Using Yamaha LSI.


\title{
16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTERS
}

\section*{FEATURES}
- LOW COST
- NO EXTERNAL COMPONENTS REQUIRED
- 16-BIT RESOLUTION
- 15-BIT MONOTONICITY, TYP
- 0.001\% of FSR TYP DIFFERENTIAL LINEARITY ERROR
- 0.0025\% MAX THD (FS Input, KP Grade, 16 Bits)
- 0.02\% MAX THD (-20dB Input, KP Grade, 16 Bits)
- \(3 \mu \mathrm{~s}\) SETTLING TIME, TYP (Voltage Out)
- 96dB DYNAMIC RANGE
- \(\pm 3 \mathrm{~V}\) or \(\pm 1 \mathrm{~mA}\) AUDIO OUTPUT
- EIAJ STC-007-COMPATIBLE
- OPERATES ON \(\pm 5 \mathrm{~V}\) (PCM55) to \(\pm 12 \mathrm{~V}\) (PCM54) SUPPLIES
- PINOUT ALLOWS Iout OPTION
- PLASTIC DIP PACKAGE (PCM54)
- PLASTIC MINI-FLATPAK (PCM55)


\section*{DESCRIPTION}

The PCM54 and PCM55 family of converters are state-of-the-art, fully monotonic, digital-to-analog converters that are designed and specified for digital audio applications. These devices employ ultrastable nichrome ( NiCr ) thin-film resistors to provide monotonicity, low distortion, and low differential linearity error (especially around bipolar zero) over long periods of time and over the full operating temperature.
These converters are completely self-contained with a stable, low noise, internal, zener voltage reference; high speed current switches; a resistor ladder network; and a fast settling, low noise, output operational amplifier all on a single monolithic chip. The converters are operated using two power supplies that can range from \(\pm 5 \mathrm{~V}\) (PCM55) to \(\pm 12 \mathrm{~V}\) (PCM54). Power dissipation with \(\pm 5 \mathrm{~V}\) supplies is typically less than 200 mW . Also included is a provision for external adjustment of the MSB error (differential linearity error at bipolar zero, PCM54 only) to further improve THD specifications if desired. Few external components are necessary for operation, and all critical specifications are \(100 \%\) tested. This helps assure the user of high system reliability and outstanding overall system performance. A current output (Iout) wiring option is provided. This output typically settles to within \(\pm 0.006 \%\) of FSR final value in 350 ns (in response to a full-scale change in the digital input code).
These converters are packaged in high-quality molded plastic packages and have passed operating life tests under simultaneous high-pressure, hightemperature, and high-humidity conditions.
The PCM54 is packaged in 28-pin plastic DIP package. The PCM55 is available in a 24 -pin plastic mini-flatpak.

\section*{SPECIFICATIONS}

\section*{ELECTRICAL}
\(A t+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cc}}=12 \mathrm{~V}\), unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} & \multicolumn{3}{|c|}{PCM54HP} & \multicolumn{3}{|c|}{PCM54JP} & \multicolumn{3}{|c|}{PCM54KP} & \multirow[b]{2}{*}{UNITS} \\
\hline & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{11}{|l|}{DIGITAL INPUT} \\
\hline ```
Resolution
Dynamic Range
Logic Levels (TTL/CMOS Compatible).
    VIH
    VIL
    lin, }\mp@subsup{\textrm{V}}{\textrm{IN}}{}=+2.7\textrm{V
```

 \& $$
\begin{gathered}
+2.4 \\
0
\end{gathered}
$$ \& \[

$$
\begin{aligned}
& 16 \\
& 96
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& +5.25 \\
& +0.8 \\
& +40 \\
& -0.5
\end{aligned}
$$

\] \& , \& * \& , \& * \& * \& * \& | Bits |
| :--- |
| dB |
| V |
| V |
| $\mu \mathrm{A}$ |
| mA | <br>

\hline \multicolumn{11}{|l|}{TRANSFER CHARACTERISTICS} <br>

\hline | ACCURACY |
| :--- |
| Gain Error |
| Bipolar Zero Error |
| Differential Linearity Error at Bipolar Zero ${ }^{(1)}$ |
| Noise (rms) ( 20 Hz to 20 kHz ) at Bipolar Zero | \& \& \[

$$
\begin{gathered}
\pm 2 \\
\pm 30 \\
\pm 0.001 \\
12
\end{gathered}
$$

\] \& \& \& * \& \& \& * \& \& \[

$$
\begin{gathered}
\% \\
m \mathrm{~V} \\
\text { \% } \mathrm{FSR}^{(2)} \\
\mu \mathrm{V}
\end{gathered}
$$
\] <br>

\hline | TOTAL HARMONIC DISTORTION ${ }^{(3)}$ |
| :--- |
| (16-bit resolution) $\begin{aligned} & V_{0}= \pm F S \text { at } f=991 \mathrm{~Hz} \\ & V_{0}=-20 \mathrm{~dB} \text { at } f=991 \mathrm{~Hz} \\ & V_{0}=-60 \mathrm{~dB} \text { at } f=991 \mathrm{~Hz} \end{aligned}$ | \& \& \[

$$
\begin{gathered}
0002 \\
002 \\
2.0 \\
\hline
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
0.008 \\
0.04 \\
4.0 \\
\hline
\end{gathered}
$$
\] \& \& * \& 0.004

$*$

$*$ \& \& \[
$$
\begin{aligned}
& 0.1 \\
& 1.0
\end{aligned}
$$

\] \& \[

$$
\begin{gathered}
00025 \\
002 \\
20
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& \text { \% } \\
& \text { \% } \\
& \text { \% }
\end{aligned}
$$
\] <br>

\hline MONOTONICITY \& \& 15 \& \& \& * \& \& \& * \& \& Bits <br>

\hline | SETTLING TIME (to $\pm 0.006 \%$ of FSR) |
| :--- |
| Voltage Output 6 V Step 1LSB Step |
| Current Output (1mA Step)• $10 \Omega$ to $100 \Omega$ Load $1 \mathrm{k} \Omega$ Load $^{(4)}$ |
| Deglitcher Delay (THD Test) ${ }^{(5)}$ |
| Slew Rate | \& \& \[

$$
\begin{gathered}
3 \\
1 \\
350 \\
350 \\
25 \\
10
\end{gathered}
$$

\] \& 4.0 \& \& ** \& * \& \& * \& * \& \[

$$
\begin{gathered}
\mu \mathrm{s} \\
\mu \mathrm{~s} \\
\mathrm{~ns} \\
\mathrm{~ns} \\
\mu \mathrm{~s} \\
\mathrm{~V} / \mu \mathrm{s}
\end{gathered}
$$
\] <br>

\hline WARM-UP TIME \& 1 \& \& \& * \& \& \& * \& \& \& Mın <br>
\hline \multicolumn{11}{|l|}{ANALOG OUTPUT} <br>

\hline | Voltage Output | Bipolar Range |
| :--- | :--- |
|  | Output Current |
|  | Output Impedance |
| Short-Circuit Duration |  | \& | $\pm 2.0$ |
| :--- |
| Inde | \& \[

$$
\begin{gathered}
\pm 3.0 \\
0.1 \\
\text { lite to Co } \\
\pm 1 \\
12
\end{gathered}
$$

\] \& \& * \&  \& \& * \&  \& \& \[

$$
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\Omega \\
\\
\mathrm{~mA} \\
\mathrm{k} \Omega
\end{gathered}
$$
\] <br>

\hline \multicolumn{11}{|l|}{POWER SUPPLY REQUIREMENTS} <br>

\hline $$
\begin{gathered}
\text { Voltage. }+V_{c c} \\
-V_{c c} \\
\text { Supply Drain: }+V_{c c} \\
-V_{c c}
\end{gathered}
$$ \& \[

$$
\begin{array}{r}
+475 \\
-4.75
\end{array}
$$

\] \& \[

$$
\begin{aligned}
& +12 \\
& -12 \\
& +13 \\
& -16
\end{aligned}
$$

\] \& \[

$$
\begin{gathered}
+15.75 \\
-15.75 \\
+20 \\
-25
\end{gathered}
$$

\] \& * \& * \& * \& * \& * \& * \& \[

$$
\begin{gathered}
V \\
V \\
m A \\
m A
\end{gathered}
$$
\] <br>

\hline \multicolumn{11}{|l|}{TEMPERATURE RANGE} <br>

\hline Operating Storage \& $$
\begin{gathered}
0 \\
-55
\end{gathered}
$$ \& \& \[

$$
\begin{array}{r}
+70 \\
+100
\end{array}
$$

\] \& * \& \& * \& * \& \& * \& \[

$$
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
$$
\] <br>

\hline
\end{tabular}

*Specification same as PCM54HP
NOTES. (1) Externally adjustable. If external adjustment is not used, connect a $0.01 \mu \mathrm{~F}$ capacitor to Common to reduce noise pickup. (2) FSR means Full-Scale Range and is 6 V for $\pm 3 \mathrm{~V}$ output (3) The measurement of total harmonic distortion is highly dependent on the characteristics of the measurement circuit Burr-Brown may calculate THD from the measured linearity errors using equation 2 in the section on "Total Harmonic Distortion" but specifies that the maximum THD measured with the circuit shown in Figure 2 will be less than the limits indicated. (4) Measured with an active clamp to provide a low impedance for approximately 200 ns (5) Deglitcher or sample/hold delay used in THD measurement test circuit. See Figures 2 and 3. (6) Output amplifier disconnected

## SPECIFICATIONS

## ELECTRICAL

At $+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$, unless otherwise noted.

| MODEL | PCM55HP |  |  | PCM55JP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DIGITAL INPUT |  |  |  |  |  |  |  |
| ```Resolution Dynamic Range Logic Levels (TTL/CMOS Compatıble) \(V_{I H}\) \(V_{\text {IL }}\) \(\mathrm{I}_{\mathrm{IH},} \mathrm{V}_{\mathrm{IN}}=+27 \mathrm{~V}\) \(\mathrm{IIL}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IN}}=+04 \mathrm{~V}\)``` | $\begin{gathered} +24 \\ 0 \end{gathered}$ | $\begin{aligned} & 16 \\ & 96 \end{aligned}$ | $\begin{aligned} & +5.25 \\ & +0.8 \\ & +40 \\ & -0.5 \end{aligned}$ | * | * | * | Bits dB V V $\mu \mathrm{A}$ mA |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |
| ACCURACY <br> Gain Error <br> Bipolar Zero Error <br> Differential Linearity Error at Bipolar Zero ${ }^{(1)}$ <br> Noise (rms) ( 20 Hz to 20 kHz ) at Bipolar Zero |  | $\begin{gathered} \pm 20 \\ \pm 30 \\ \pm 0001 \\ 12 \\ \hline \end{gathered}$ |  |  | ** |  | $\begin{gathered} \% \\ m V \\ \% \text { FSR }^{(2)} \\ \mu \mathrm{V} \\ \hline \end{gathered}$ |
| TOTAL HARMONIC DISTORTION ${ }^{[3]}$ (16-bit resolution) $\begin{aligned} & V_{0}= \pm F S \text { at } f=991 \mathrm{~Hz} \\ & V_{0}=-20 \mathrm{~dB} \text { at } f=991 \mathrm{~Hz} \\ & V_{0}=-60 \mathrm{~dB} \text { at } f=991 \mathrm{~Hz} \end{aligned}$ |  | $\begin{gathered} 0002 \\ 0.02 \\ 19 \end{gathered}$ | $\begin{gathered} \\ 0.008 \\ 0.04 \\ 40 \\ \hline \end{gathered}$ |  | ** | 0004 $*$ $*$ | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \end{aligned}$ |
| MONOTONICITY |  | 15 |  |  | * |  | Bits |
| DRIFT <br> Total Bıpolar Drift <br> Drift Over Operatıng Temperature Range <br> Bipolar Zero Drift |  | $\begin{gathered} \pm 25 \\ \pm 0.1 \\ \pm 4 \\ \hline \end{gathered}$ |  |  | * |  | $\begin{gathered} \text { ppm of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\ \% \\ \text { ppm of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| SETTLING TIME (to $\pm 0.006 \%$ of FSR) <br> Voltage Output. 6V Step 1LSB Step <br> Current Output (1mA Step) $10 \Omega$ to $100 \Omega$ Load $1 \mathrm{k} \Omega$ Load $^{(4)}$ <br> Deglitcher Delay (THD Test) ${ }^{(5)}$ <br> Slew Rate |  | $\begin{gathered} 3 \\ 1 \\ 350 \\ 350 \\ 25 \\ 10 \end{gathered}$ | 4.0 |  | * | * | $\begin{gathered} \mu \mathrm{s} \\ \mu \mathrm{~s} \\ \mathrm{~ns} \\ \mathrm{~ns} \\ \mu \mathrm{~s} \\ \mathrm{~V} / \mu \mathrm{s} \\ \hline \end{gathered}$ |
| WARM-UP TIME | 1 |  |  | * |  |  | Mın |
| ANALOG OUTPUT |  |  |  |  |  |  |  |
| Voltage OutputBipolar Range <br>  <br> Output Current <br>  <br> Output ImpedanceCurrent Output ${ }^{(8)}$Short-Circuit Duration <br> Bipolar Range $( \pm 30 \%)$ <br> Bipolar Output Impedance ( $\pm 30 \%)$ | $\pm 20$ <br> Inde | $\pm 30$ <br> 0.1 <br> ite to Co <br> $\pm 1$ <br> 1.2 |  | * | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{~mA} \\ \mathrm{k} \Omega \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |
| $\begin{gathered} \text { Voltage }+V_{c c} \\ -V_{c c} \\ \text { Supply Draın }+V_{c c} \\ -V_{c c} \end{gathered}$ | $\begin{aligned} & +475 \\ & -475 \end{aligned}$ | $\begin{gathered} +5 \\ -5 \\ +13 \\ -16 \end{gathered}$ | $\begin{aligned} & +75 \\ & -75 \\ & +20 \\ & -25 \end{aligned}$ | * | * | * | $\begin{gathered} V \\ V \\ m A \\ m A \end{gathered}$ |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |
| Operating Storage | $\begin{gathered} 0 \\ -55 \end{gathered}$ |  | $\begin{array}{r} +70 \\ +100 \end{array}$ | * |  | * | ${ }^{\circ} \mathrm{C}$ |

*Specification same as PCM55HP
NOTES• (1) FSR means Full-Scale Range and is 6 V for $\pm 3 \mathrm{~V}$ output. (2) Externally adjustable. If external adjustment is not used, connect a $0.01 \mu \mathrm{~F}$ capacitor to Common to reduce noise pickup (3) The measurement of total harmonic distortion is highly dependent on the characteristics of the measurement circuit. Burr-Brown may calculate THD from the measured linearity errors using equation 2 in the section on "Total Harmonic Distortion" but specifies that the maximum THD measured with the circuit shown in Figure 2 will be less than the limits indicated. (4) Measured with an active clamp to provide a low impedance for approximately 200ns (5) Deglitcher or sample/hold delay used in THD measurement test circuit. See Figures 2 and 3 (6) Output amplifier disconnected lout application. Close the feedback around the amplifier by connecting output of amplifier to the minus input

PIN ASSIGNMENTS

| Pin | PCM54-DIP | Pin | PCM54-DIP |
| :---: | :---: | :---: | :---: |
| 1 | Trım | 15 | Bit 13 |
| 2 | Bit 1 (MSB) | 16 | Bit 14 |
| 3 | Bit 2 | 17 | Bit 15 |
| 4 | NC | 18 | Bit 16 (LSB) |
| 5 | Bit 3 | 19 | Vout |
| 6 | Bit 4 | 20 | Rfg |
| 7 | Bit 5 | 21 | SJ |
| 8 | Bit 6 | 22 | Common |
| 9 | Bit 7 | 23 | lout |
| 10 | Bit 8 | 24 | NC |
| 11 | Bit 9 | 25 | 1 lbp |
| 12 | Bit 10 | 26 | + $\mathrm{V}_{\text {cc }}$ |
| 13 | Bit 11 | 27 | MSB Adjust |
| 14 | Bit 12 | 28 | $-V_{c c}$ |

## MECHANICAL OUTLINES


 G-1 $-\rightarrow-\mathbf{D}$

Notes:
(1) Connect for bipolar aperation ( $+V_{c c} \geq 8.5 \mathrm{~V}$ for unipolar operation).
(2) Connect for Vout operation. When Vout amp is not being used (lout mode), terminate with an external $3 \mathrm{k} \Omega$ feedback resistor batween pin 17 and pin 19 and a $1 \mathrm{k} \Omega$ resistor between pin 19 and pin 20 to reduce possible noise effects.

## ABSOLUTE MAXIMUM RATINGS

| DC Supply Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm$ 18VDC |  |
| :---: | :---: |
|  |  |
| Power Dissipation. | PCM54 800mW, PCM55 400mW |
| Storage Temperature | $-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| Lead Temperature D | 10s at $+300^{\circ} \mathrm{C}$ |

ORDERING INFORMATION

|  |  |  |
| ---: | :--- | :--- |
| Model | THD at FS | Package |
| PCM54HP | 0008 | 28-pın DIP |
| JP | 0004 | 28-pIn DIP |
| KP | 00025 | 28-pın DIP |
| PCM55HP | 0008 | 24-lead minı flat pak |
| JP | 0004 | 24-lead mını flat pak |

## DISCUSSION OF SPECIFICATIONS

The PCM54 and PCM55 are specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for a D/A converter in audio applications are Total Harmonic Distortion, Differential Linearity Error, Bipolar Zero Error, parameter shifts with time and temperature, and settling time effects on accuracy.
The PCM54 and PCM55 are factory-trimmed and tested for all critical key specifications.
The accuracy of a $D / A$ converter is described by the transfer function shown in Figure 1. Digital input to analog output relationship is shown in Table I. The errors in the $\mathrm{D} / \mathrm{A}$ converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Gain drift over temperature rotates the line (Figure 1) about the bipolar zero point and Offset drift shifts the line left or right over the operating temperature range. Most of the Offset and Gain drift with tempera-
ture or time is due to the drift of the internal reference zener diode. The converter is designed so that these drifts are in opposite directions. This way the Bipolar Zero voltage is virtually unaffected by variations in the reference voltage.


FIGURE 1. Input vs Output for an Ideal Bipolar D/A Converter.

## DIGITAL INPUT CODES

The PCM54 and PCM55 accept complementary digital input codes in any of three binary formats (CSB, unipolar; or COB, bipolar; or CTC, Complementary Two's Complement, bipolar). See Table II.

TABLE II. Digital Input Codes.

| Digital Input Codes | Analog Output |  |  |
| :---: | :---: | :---: | :---: |
|  | Complementary Straight Bınary (CSB) | Complementary Offset Bınary (COB) | Complementary Two's Complement (CTC)* |
| $0000{ }_{H}$ | + Full Scale | + Full Scale | -1LSB |
| $7^{75 F F}{ }_{\text {H }}$ | +1/2Full Scale | Bipolar Zero | - Full Scale |
| $800 \mathrm{H}_{\mathrm{H}}$ | +1/2 Full Scale | -1LSB | + Full Scale |
| FFFFF $_{\text {H }}$ | $\begin{gathered} -1 \text { LSB } \\ \text { Zero } \end{gathered}$ | - Full Scale | Bipolar Zero |

Invert the MSB of the COB code with an external inverter to obtain CTC code

TABLE I. Digital Input to Analog Output Relationship.

| VOLTAGE OUTPUT MODE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Input Code | Analog Output |  |  |  |  |  |
|  | Unıpolar* |  |  | Bipolar |  |  |
|  | 16-bit | 15-bit | 14-bit | 16-bit | 15-bit | 14-bit |
| One LSB $(\mu \mathrm{V})$ <br> $0^{0000_{\mathrm{H}}}$ $(\mathrm{V})$ <br> FFFF $_{\mathrm{H}}$ $(\mathrm{V})$ | $\begin{gathered} 91.6 \\ +599991 \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} 183 \\ +599982 \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} 366 \\ +5.99963 \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} 916 \\ +299991 \\ -30000 \\ \hline \end{gathered}$ | $\begin{gathered} 183 \\ +299982 \\ -30000 \end{gathered}$ | $\begin{gathered} 366 \\ +299963 \\ -30000 \end{gathered}$ |
| CURRENT OUTPUT MODE |  |  |  |  |  |  |
| Digital Input Code | Analog Output |  |  |  |  |  |
|  | Unipolar |  |  | Bıpolar |  |  |
|  | 16-bit | 15-bit | 14-bit | 16-bit | 15-bit | 14-bit |
| One LSB $(\mu \mathrm{A})$ <br> $0000_{\mathrm{H}}$ $(\mathrm{mA})$ <br> FFFFF $_{\mathrm{H}}$ $(\mathrm{mA})$ | $\begin{gathered} 0.031 \\ -1.99997 \\ 0 \end{gathered}$ | $\begin{gathered} 0.061 \\ -199994 \\ 0 \end{gathered}$ | $\begin{gathered} 0.122 \\ -1.99988 \\ 0 \end{gathered}$ | $\begin{gathered} 0.031 \\ -0.99997 \\ +1.00000 \end{gathered}$ | $\begin{gathered} 0.061 \\ -0.99994 \\ +1.00000 \end{gathered}$ | $\begin{gathered} 0.122 \\ -0.99988 \\ +1.00000 \end{gathered}$ |

*NOTE: $+V_{\text {cc }}$ must be at least +8.5 VDC to allow output to swing to +6.0 VDC .

## BIPOLAR ZERO ERROR

Initial Bipolar Zero Error (Bit 1 "ON" and all other bits "OFF") is the deviation from 0V out and is factorytrimmed to typically $\pm 10 \mathrm{mV}$ at $+25^{\circ} \mathrm{C}$.

## DIFFERENTIAL LINEARITY ERROR

Differential Linearity Error (DLE) is the deviation from an ideal 1LSB change from one adjacent output state to the next. DLE is important in audio applications because excessive DLE at Bipolar Zero (at the "major carry") can result in audible crossover distortion for low level output signals. Initial DLE on the PCM54 and PCM55 is factory trimmed to typically $\pm 0.001 \%$ of FSR. This error is adjustable to zero using the circuit shown in the connection diagram (PCM54 only).

## POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy.
The PCM54 and PCM55 power supply sensitivity is shown by Figure 2. Normally, regulated power supplies with $1 \%$ or less ripple are recommended for use with the DAC. See also Power Supply Connections paragraph in the Installation and Operating Instructions section.


FIGURE 2. Effects of $\pm \mathrm{V}_{\mathrm{CC}}$ on Total Harmonic Distortion (PCM54JP; VCCS with approximately $2 \%$ ripple).

## SETTLING TIME

Settling time is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 3).

Settling times are specified to $\pm 0.006 \%$ of FSR; one for a large output voltage change of 3 V and one for a 1LSB change. The 1LSB change is measured at the major carry
( 0111 . . . 11 to 10000.00 ), the point at which the worstcase settling time occurs.


FIGURE 3. Full Scale Range Settling Time vs Accuracy.

## STABILITY WITH TIME AND TEMPERAURE

The parameters of a $D / A$ converter designed for audio applications should be stable over a relatively wide temperature range and over long periods of time to avoid undesirable periodic readjustment. The most important parameters are Bipolar Zero Error, Differential Linearity Error, and Total Harmonic Distortion. Most of the Offset and Gain drift with temperature or time is due to the drift of the internal reference zener diode. The PCM54 and PCM55 are designed so that these drifts are in opposite directions so that the Bipolar Zero voltage is virtually unaffected by variations in the reference voltage. Both DLE and THD are dependent upon the matching and tracking of resistor ratios and upon $\mathrm{V}_{\mathrm{BE}}$ and $\mathrm{h}_{\text {FE }}$ of the current-source transistors. The PCM54 and PCM55 were designed so that any absolute shift in these components has virtually no effect on DLE or THD. The resistors are made of identical links of ultra-stable nichrome thin-film. The current density in these resistors is very low to further enhance their stability.

## DYNAMIC RANGE

The Dynamic Range is a measure of the ratio of the smallest signals the converter can produce to the fullscale range and is usually expressed in decibels ( dB ). The theoretical dynamic range of a converter is approximately $6 \times \mathrm{n}$, or about 96 dB for a 16 -bit converter. The actual, or useful, dynamic range is limited by noise and linearity errors and is therefore somewhat less than the theoretical limit. However, this does point out that a resolution of at least 16 bits is required to obtain a 90 dB minimum dynamic range, regardless of the accuracy of the converter. Another specification that is useful for audio applications is Total Harmonic Distortion (THD).

## TOTAL HARMONIC DISTORTION

THD is useful in audio applications and is a measure of the magnitude and distribution of the Linearity Error, Differential Linearity Error, and Noise, as well as Quan-
tization Error. To be useful, THD should be specified for both high level and low level input signals. This error is unadjustable and is the most meaningful indicator of D/A converter accuracy for audio applications.
The THD is defined as the ratio of the square root of the sum of the squares of the values of the harmonics to the value of the fundamental input frequency and is expressed in percent or dB. The rms value of the PCM54/55 error referred to the input can be shown to be

$$
\begin{equation*}
\epsilon_{r m s}=\sqrt{\frac{1}{n} \sum_{i=1}^{n}\left[E_{L}(i)+E_{Q}(i)\right]^{2}} \tag{1}
\end{equation*}
$$

where n is the number of samples in one cycle of any given sine wave, $\mathrm{E}_{\mathrm{L}}(\mathrm{i})$ is the linearity error of the PCM54 or PCM55 at each sampling point, and $\mathrm{E}_{\mathrm{Q}}(\mathrm{i})$ is the quantization error at each sampling point. The THD can then be expressed as

$$
\begin{equation*}
-=\frac{\sqrt{\frac{1}{r_{i}} \sum_{i=1}^{n}\left[E_{L}(i)+E_{Q}(i)\right]^{2}}}{E_{r m s}} \times 100 \% \tag{2}
\end{equation*}
$$

where $\mathrm{E}_{\mathrm{rms}}$ is the rms signal-voltage level.

This expression indicates that, in general, there is a correlation between the THD and the square root of the sum of the squares of the linearity errors at each digital word of interest. However, this expression does not mean that the worst-case linearity error of the $D / A$ is directly correlated to the THD.
For the PCM54/55 the test period was chosen to be $22.7 \mu \mathrm{~s}(44.1 \mathrm{kHz})$ which is compatible with the EIAJ STC-007 specification for PCM audio. The test frequency is 420 Hz and the amplitude of the input signal is $0 \mathrm{~dB},-20 \mathrm{~dB}$, and -60 dB down from full scale.

Figure 4 shows the typical THD as a function of output voltage.


FIGURE 4. Total Harmonic Distortion (THD) vs Vout.

Figure 5 shows typical THD as a function of frequency.


FIGURE 5. Total Harmonic Distortion (THD) vs Frequency.

## INSTALLATION AND OPERATING INSTRUCTIONS

## POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors ( $1 \mu \mathrm{~F}$ tantalum or electrolytic recommended) should be located close to the converter.

## MSB ERROR ADJUSTMENT PROCEDURE (OPTIONAL)

The MSB error of the PCM54 and PCM55 can be adjusted to make the differential linearity error (DLE) at BPZ essentially zero. This is important when the signal output levels are very low because zero crossing noise (DLE at BPZ) becomes very significant when compared to the small code changes occurring in the LSB portion of the converter.
Differential linearity error at bipolar zero is guaranteed to meet data sheet specifications without any external adjustment. However, a provision has been made for an optional adjustment of the MSB linearity point which makes it possible to eliminate DLE error at BPZ (PCM54 only). Two procedures are given to allow either static or dynamic adjustment. The dynamic procedure is preferred because of the difficulty associated with the static method (accurately measuring 16-bit LSB steps).
To statically adjust DLE at BPZ, refer to the circuit shown in Figure 6 or the PCM54 connection diagram. After allowing ample warm-up time ( $20-30$ minutes) to assure stable operation of the PCM54, select input code 8000 hexadecimal (all bits on except the MSB). Measure the audio output voltage using a $6-1 / 2$ digit voltmeter and record it. Change the digital input code to 7FFF hexadecimal (all bits off except the MSB). Adjust the $100 \mathrm{k} \Omega$ potentiometer to make the audio output read $92 \mu \mathrm{~V}$ more than the voltage reading of the previous code (a 1 LSB step $=92 \mu \mathrm{~V}$ ).

A much simpler method is to dynamically adjust the DLE at BPZ. Again, refer to Figure 6 or the PCM54 connection diagram for circuitry and component values. Assuming the device has been installed in a digital audio application circuit, send the appropriate digital input to produce a -60 dB level sinusoidal output. While measuring the THD of the audio circuit output, adjust the $100 \mathrm{k} \Omega$ potentiometer until a minimum level of distortion is observed.


FIGURE 6. MSB Differential Linearity at Bipolar Zero Adjustment Circuit (optional).

## INSTALLATION CONSIDERATIONS

If the optional external MSB error circuitry is used (PCM54), a potentiometer with adequate resolution and a TCR of $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less is required. Also, extra care must be taken to insure that no leakage path (either AC or DC) exists to pin 27 (PCM54). If the circuit is not used, pin 1 (PCM54) should be terminated to common with a $0.01 \mu \mathrm{~F}$ capacitor.
The PCM converter and the wiring to its connectors should be located to provide the optimum isolation from sources of RFI and EMI. The important consideration in the elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a signal lead and its return conductor are wired close together they represent a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.

## APPLICATIONS

A sample/hold amplifier, or "deglitcher", is required at the output of the $\mathrm{D} / \mathrm{A}$ converter for both the left and right channel, as shown in Figure 7. The S/H amplifier for the left channel is composed of $\mathrm{A}_{2}, \mathrm{SW}_{1}$, and associated circuitry. $\mathrm{A}_{2}$ is used as an integrator to hold the analog voltage in $\mathrm{C}_{1}$. Since the source and drain of the FET switch operates at a virtual ground when "C" and " $B$ " are closed in the sample mode, there is no increase in distortion caused by the modulation effect of $R_{\text {ON }}$ by the audio signal.
Figure 8 shows the deglitcher control signals for both the left and right channels which are produced by the timing control logic. A delay of $2.5 \mu \mathrm{~s}(\mathrm{t} \omega)$ is provided to eliminate the glitch and allow the output of the PCM54-V to settle within a small error band around its final value before connecting it to the channel output.
Due to the fast settling time of the PCM54-V, it is possi-
ble to minimize the delay between the left channel and right channel outputs when using a single $D / A$ converter for both channels. This is important because the left and right channel data is recorded in phase and use of a slower D/A converter would result in signficant phase error at the higher audio frequencies.
A low-pass filter is required at the $S / H$ output to remove all unwanted frequency components caused by the sampling frequency as well as the discrete nature of the $D / A$ converter output. The filter must have a flat amplitude response over the entire audio band ( 0 to 20 kHz ) and a very-high attenuation above 20 kHz . Most previous digital audio circuits used a high-order (9-13 pole) analog filter. However, the phase response of an analog filter with these amplitude characteristics is nonlinear and can disturb the pulse-shaped characteristics of the transients contained in music.


FIGURE 7. A Sample/Hold Amplifier (Deglitcher is Required at the Digital-to-Analog Output for Both Left and Right Channels.


THE grglitcher Control signals abe generated by the timigg control logic the fast SETTLING TIME OF THE PCM54/55 MAKES IT POSSIBLE TO MINIMIZE THE DELAY BETWEEN LEFT AND RIGHT CHANHELS TO ABOUT $45 \mu$ sec, WHICH REDUCES PHASE ERROR AT THE HIGHER AUDIO FREQUENCIES

FIGURE 8. Timing Diagram for the Deglitcher Control Signals.

# Serial Input 16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTER 

## FEATURES

- SERIAL INPUT
- LOW COST
- NO EXTERNAL COMPONENTS REQUIRED
- 16-BIT RESOLUTION
- 15-BIT MONOTONICITY, TYP
- 0.001\% OF FSR TYP DIFFERENTIAL LINEARITY ERROR
- 0.0025\% MAX THD (FS Input, K Grade, 16 Bits)
- 0.02\% MAX THD (-20dB Input, K Grade, 16 Bits)
- $1.5 \mu \mathrm{~S}$ SETTLING TIME, TYP (Voltage Out)
- 96dB DYNAMIC RANGE
- $\pm 3 \mathrm{~V}$ or $\pm 1 \mathrm{~mA}$ AUDIO OUTPUT
- EIAJ STC-007-COMPATIBLE
- OPERATES ON $\pm 5 \mathrm{~V}$ to $\pm 12 \mathrm{~V}$ SUPPLIES
- PINOUT ALLOWS Iout OPTION
- PLASTIC DIP PACKAGE


## DESCRIPTION

The PCM56P is a state-of-the-art, fully monotonic, digital-to-analog converter that is designed and specified for digital audio applications. This device employs ultra-stable nichrome ( NiCr ) thin-film resistors to provide monotonicity, low distortion, and low differential linearity error (especially around bipolar zero) over long periods of time and over the full operating temperature.

This converter is completely self-contained with a stable, low noise, internal zener voltage reference; high speed current switches; a resistor ladder network; and a fast settling, low noise output operational amplifier all on a single monolithic chip. The converters are operated using two power supplies that can range from $\pm 5 \mathrm{~V}$ to $\pm 12 \mathrm{~V}$. Power dissipation with $\pm 5 \mathrm{~V}$ supplies is typically less than 200 mW . Also included is a provision for external adjustment of the MSB error (differential linearity error at bipolar zero) to further improve total harmonic distortion (THD) specifications if desired. Few external components are necessary for operation, and all critical specifications are $100 \%$ tested. This helps assure the user of high system reliability and outstanding overall system performance.
The PCM56P is packaged in a high-quality 16-pin molded plastic DIP package and has passed operating life tests under simultaneous high-pressure, high-temperature, and high-humidity conditions.


## SPECIFICATIONS

## ELECTRICAL

Typical at $+25^{\circ} \mathrm{C}$ and nomınal power supply voltages of $\pm 5 \mathrm{~V}$ unless otherwise noted

| MODEL | PCM56P/-J/-K |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |
| DIGITAL INPUT <br> Resolution Digital Inputs ${ }^{(1)} V_{I H}$ <br> $V_{1 L}$ <br> $I_{I H}, V_{I N}=+27 \mathrm{~V}$ <br> IL. $V_{i N}=+04 \mathrm{~V}$ <br> Input Clock Frequency | $\begin{gathered} +24 \\ 0 \\ 100 \end{gathered}$ | 16 | $\begin{aligned} & +V_{L} \\ & +08 \\ & +10 \\ & -50 \end{aligned}$ | Bits V V $\mu \mathrm{A}$ $\mu \mathrm{A}$ MHz |
| TRANSFER CHARACTERISTICS |  |  |  |  |
| ACCURACY <br> Gaın Error <br> Bipolar Zero Error <br> Differential Linearity Error <br> Noise (rms, 20Hz to 20kHz) at Bipolar Zero (Vout models) |  | $\begin{gathered} \pm 20 \\ \pm 30 \\ \pm 0001 \\ 6 \end{gathered}$ |  | $\begin{gathered} \% \\ m V \\ \% \text { of } F^{(2)} \\ \mu \mathrm{V} \end{gathered}$ |
|  |  | $\begin{gathered} 0002 \\ 0002 \\ 0002 \\ 0018 \\ 0018 \\ 0018 \\ 18 \\ 18 \\ 18 \end{gathered}$ | 00025 0004 0008 0020 0040 0040 20 40 40 | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \\ & \% \\ & \% \\ & \% \\ & \% \\ & \% \\ & \% \end{aligned}$ |
| MONOTONICITY |  | 15 |  | Bits |
| DRIFT ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) <br> Total Drift ${ }^{(3)}$ <br> Bipolar Zero Drift |  | $\begin{gathered} \pm 25 \\ \pm 4 \end{gathered}$ |  | ppm of FSR $/{ }^{\circ} \mathrm{C}$ <br> ppm of FSR $/{ }^{\circ} \mathrm{C}$ |
| SETTLING TIME (to $\pm 0006 \%$ of $\operatorname{FSR}$ ) Voltage Output 6 V Step 1LSB $\quad$ Slew Rate Current Output, 1 mA Step $10 \Omega$ to $100 \Omega$ load $1 \mathrm{k} \Omega$ load ${ }^{(4)}$ |  | $\begin{gathered} 15 \\ 10 \\ 12 \\ 350 \\ 350 \\ \hline \end{gathered}$ |  | $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mathrm{V} / \mu \mathrm{s}$ ns ns |
| WARM-UP TIME | 1 |  |  | Min |
| OUTPUT |  |  |  |  |
| Voltage Output Configuratıon Bıpolar Range <br> Output Current <br> Output Impedance <br> Short Circuit Duration <br> Current Output Configuration  <br> Bipolar Range $( \pm 30 \%)$  <br> Output Impedance $( \pm 30 \%)$  |  | $\begin{aligned} & \pm 30 \\ & 010 \end{aligned}$ <br> ite to Co $\pm 10$ $12$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \\ \mathrm{~mA} \\ \mathrm{k} \Omega \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS ${ }^{(5)}$ |  |  |  |  |
| $\begin{aligned} & \text { Voltage } \begin{aligned} &+V_{\mathrm{S}} \text { and }+\mathrm{V}_{\mathrm{L}} \\ &-\mathrm{V}_{\mathrm{S}} \text { and }-\mathrm{V}_{\mathrm{L}} \\ & \text { Supply Drain (No Load) }+\mathrm{V}\left(+\mathrm{V}_{\mathrm{s}} \text { and }+\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}\right) \\ &-\mathrm{V}\left(-\mathrm{V}_{\mathrm{S}} \text { and }-\mathrm{V}_{\mathrm{L}}=-5 \mathrm{~V}\right) \\ &+\mathrm{V}\left(+\mathrm{V}_{\mathrm{S}} \text { and }+\mathrm{V}_{\mathrm{L}}=+12 \mathrm{~V}\right) \\ &-\mathrm{V}\left(-\mathrm{V}_{\mathrm{S}} \text { and }-\mathrm{V}_{\mathrm{L}}=-12 \mathrm{~V}\right) \end{aligned} \\ & \text { Power Dissipation } \begin{aligned} \mathrm{V}_{\mathrm{S}} \text { and } \mathrm{V}_{\mathrm{L}}= \pm 5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{S}} \text { and } \mathrm{V}_{\mathrm{L}}= \pm 12 \mathrm{~V} \end{aligned} \end{aligned}$ | $\begin{aligned} & +475 \\ & -475 \end{aligned}$ | $\begin{gathered} +500 \\ -500 \\ +100 \\ -250 \\ +120 \\ -270 \\ 175 \\ 468 \\ \hline \end{gathered}$ | $\begin{aligned} & +132 \\ & -132 \\ & +170 \\ & -350 \\ & 260 \end{aligned}$ | V <br> V <br> mA <br> mA <br> mA <br> mA <br> mW <br> mW |
| TEMPERATURE RANGE |  |  |  |  |
| Specification Operation Storage | 0 -25 -60 |  | $\begin{array}{r} +70 \\ +70 \\ +100 \\ \hline \end{array}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES (1) Logic input levels are TTL/CMOS-compatible (2) FSR means full-scale range and is equivalent to $6 \mathrm{~V}( \pm 3 \mathrm{~V})$ for PCM56 in the $\mathrm{V}_{\text {out }}$ mode (3) This is the combined drift error due to gain, offset, and linearity over temperature (4) Measured with an active clamp to provide a low impedance for approximately 200ns (5) All specifications assume $+\mathrm{V}_{\mathrm{S}}$ connected to $+\mathrm{V}_{\mathrm{L}}$ and $-\mathrm{V}_{\mathrm{s}}$ connected to $-\mathrm{V}_{\mathrm{L}}$ If supplies are connected separately, $-V_{L}$ must not be more negative than $-V_{S}$ supply voltage to assure proper operation No similar restriction applies to the value of $+V_{L}$ with respect to $+V_{s}$

## MECHANICAL



NOTE Leads in true position within 010" ( 25 mm ) R at MMC at seatıng plane
PINS Pin material and platıng composition conform to method 2003 (solderability) of MIL-STD883 (except paragrah 3 2)
CASE Plastic

|  | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | ---: | ---: | ---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 740 | 800 | 1880 | 2032 |  |  |
| A $_{1}$ | 725 | 785 | 1842 | 1994 |  |  |
| B | 230 | 290 | 585 | 738 |  |  |
| B $_{1}$ | 200 | 250 | 509 | 636 |  |  |
| C | 120 | 200 | 305 | 509 |  |  |
| D | 015 | 023 | 038 | 059 |  |  |
| F | 030 | 070 | 076 | 178 |  |  |
| G | 100 BASIC | 254 BASIC |  |  |  |  |
| H | 002 | 005 | 051 | 127 |  |  |
| J | 008 | 015 | 020 | 038 |  |  |
| K | 070 | 150 | 178 | 382 |  |  |
| L | 300 BASIC | 763 BASIC |  |  |  |  |
| M | $0^{\circ}$ |  | $15^{\circ}$ | $0^{\circ}$ |  | $15^{\circ}$ |
| N | 010 | 030 | 025 | 076 |  |  |
| P | 025 |  | 050 | 064 |  | 127 |

ORDERING INFORMATION

| Model | THD at FS (\%) |
| :--- | :--- |
| PCM56P | 0008 Max |
| PCM56P-J | 0004 |
| PCM56P-K | 00025 |

## PIN ASSIGNMENTS

| 1 | $-V_{S}$ | Analog Negative Supply |
| ---: | :--- | :--- |
| 2 | LOG COM | Logıc Common |
| 3 | $+V_{L}$ | Logıc Positive Supply |
| 4 | NC | No Connection |
| 5 | CLK | Clock Input |
| 6 | LE | Latch Enable Input |
| 7 | DATA | Serıal Data Input |
| 8 | - V $_{\text {L }}$ | Logic Negative Supply |
| 9 | Vout | Voltage Output |
| 10 | RF | Feedback Resistor |
| 11 | SJ | Summing Junctıon |
| 12 | ANA COM | Analog Common |
| 13 | lout | Current Output |
| 14 | MSB ADJ | MSB Adjustment Terminal |
| 15 | TRIM | MSB Trım-pot Terminal |
| 16 | $+V_{S}$ | Analog Positive Supply |

## ABSOLUTE MAXIMUM RATINGS

| DC Supply Voltages | $\pm 16 \mathrm{VDC}$ |
| :--- | ---: |
| Input Logic Voltage | -1 V to $+\mathrm{V}_{\mathrm{S}} /+\mathrm{V}_{\mathrm{L}}$ |
| Power Dissipation | 850 mW |
| Operating Temperature | $-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature | $-60^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| Lead Temperature During Soldering | .10 s at $300^{\circ} \mathrm{C}$ |

## DISCUSSION OF SPECIFICATIONS

The PCM56P is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for a D/A converter in audio applications are Total Harmonic Distortion, Differential Linearity Error, Bipolar Zero Error, parameter shifts with time and temperature, and settling time effects on accuracy.
The PCM56P is factory-trimmed and tested for all critical key specifications.
The accuracy of a $D / A$ converter is described by the transfer function shown in Figure 1. Digital input to analog output relationship is shown in Table I. The errors in the D/A converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Gain drift over temperature rotates the line (Figure 1) about the bipolar zero point and Offset drift shifts the line left or right over the operating temperature range. Most of the Offset and Gain drift with temperature

CONNECTION DIAGRAM


NOTE: (1) MSB error (Bipolar Zero differential linearity error) can be adjusted to zero using the external circuit shown in Figure 6.
or time is due to the drift of the internal reference zener diode. The converter is designed so that these drifts are in opposite directions. This way the Bipolar Zero voltage is virtually unaffected by variations in the reference voltage.


FIGURE 1. Input vs Output for an Ideal Bipolar D/A Converter.

TABLE I. Digital Input to Analog Output Relationship.

| Digital Input | Analog Output |  |  |
| :---: | :--- | :---: | :---: |
| Binary Twos <br> Complement (BTC) | DAC Output | Voltage (V), <br> Vout Mode | Current (mA), <br> Iout Mode |
| 7FFF Hex | + Full Scale | +2999908 | -0999970 |
| 8000 Hex | - Full Scale | -3000000 | +1000000 |
| 0000 Hex | Bipolar Zero | 0000000 | 0000000 |
| FFFF Hex | Zero - 1LSB | -0000092 | $+0030500 \mu \mathrm{~A}$ |

## DIGITAL INPUT CODES

The PCM56P accepts serial input data (MSB first) in the Binary Twos Complement (BTC) form. Refer to Table I for input output relationships.

## BIPOLAR ZERO ERROR

Initial Bipolar Zero Error (Bit 1 "on" and all other bits "off") is the deviation from 0 V out and is factorytrimmed to typically $\pm 30 \mathrm{mV}$ at $+25^{\circ} \mathrm{C}$.

## DIFFERENTIAL LINEARITY ERROR

Differential Linearity Error (DLE) is the deviation from an ideal ILSB change from one adjacent output state to the next. DLE is important in audio applications because excessive DLE at Bipolar Zero (at the "major carry") can result in audible crossover distortion for low level output signals. Initial DLE on the PCM56P is factory trimmed to typically $\pm 0.001 \%$ of FSR. The MSB DLE is adjustable to zero using the circuit shown in Figure 6.

## POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy.
The PCM56P power supply sensitivity is shown by Figure 2. Normally, regulated power supplies with $1 \%$ or less ripple are recommended for use with the DAC. See also Power Supply Connections paragraph in the Installation and Operating Instructions section.


FIGURE 2. Power Supply Sensitivity.

## SETTLING TIME

Settling time is the total time (including slew time) required for the output to settle within an error band around its final value after a change in input (see Figure 3).

Settling times are specified to $\pm 0.006 \%$ of FSR: one for a large output voltage change of 6 V and one for a 1 LSB change. The ILSB change is measured at the major carry ( 0000 hex to ffff hex), the point at which the worst-case settling time occurs.


FIGURE 3. Full Scale Range Settling Time vs Accuracy.

## STABILITY WITH TIME AND TEMPERATURE

The parameters of a D/A converter designed for audio applications should be stable over a relatively wide temperature range and over long periods of time to avoid undesirable periodic readjustment. The most important parameters are Bipolar Zero Error, Differential Linearity Error, and Total Harmonic Distortion. Most of the Offset and Gain drift with temperature or time is due to the drift of the internal reference zener diode. The PCM56P is designed so that these drifts are in opposite directions so that the Bipolar Zero voltage is virtually unaffected by variations in the reference voltage. Both DLE and THD are dependent upon the matching and tracking of resistor ratios and upon $\mathrm{V}_{\text {BE }}$ and $\mathrm{h}_{\mathrm{FE}}$ of the current-source transistors. The PCM56P was designed so that any absolute shift in these components has virtually no effect on DLE or THD. The resistors are made of identical links of ultra-stable nichrome thinfilm. The current density in these resistors is very low to further enhance their stability.

## DYNAMIC RANGE

The Dynamic Range is a measure of the ratio of the smallest signals the converter can produce to the fullscale range and is usually expressed in decibels (dB). The theoretical dynamic range of a converter is approximately $6 \times \mathrm{n}$, or about 96 dB of a 16 -bit converter. The actual, or useful, dynamic range is limited by noise and linearity errors and is therefore somewhat less than the theoretical limit. However, this does point out that a resolution of at least 16 bits is required to obtain a 90 dB minimum dynamic range, regardless of the accuracy of the converter. Another specification that is useful for audio applications is Total Harmonic Distortion.

## TOTAL HARMONIC DISTORTION

THD is useful in audio applications and is a measure of the magnitude and distribution of the Linearity Error,

Differential Linearity Error, and Noise, as well as Quantization Error. To be useful, THD should be specified for both high level and low level input signals. This error is unadjustable and is the most meaningful indicator of D/A converter accuracy for audio applications.

The THD is defined as the ratio of the square root of the sum of the squares of the values of the harmonics to the value of the fundamental input frequency and is expressed in percent or dB . The rms value of the PCM56P error referred to the input can be shown to be

$$
\begin{equation*}
\epsilon_{r m,}=\sqrt{1 / n \sum_{i=1}^{n}\left[E_{1}(i)+E_{Q}(i)\right]^{2}} \tag{1}
\end{equation*}
$$

where n is the number of samples in one cycle of any given sine wave, $\mathrm{E}_{1}(\mathrm{i})$ is the linearity error of the PCM56P at each sampling point, and $\mathrm{E}_{\mathrm{Q}}(\mathrm{i})$ is the quantization error at each sampling point. The THD can then be expressed as

$$
\begin{align*}
\mathrm{THD} & =\epsilon_{\mathrm{rm}} / \mathrm{E}_{\mathrm{rm}}  \tag{2}\\
& =\frac{\sqrt{1 / \mathrm{n} \sum_{i=1}^{n}\left[E_{L}(i)+E_{Q}(i)\right]^{2}}}{E_{r m s}} \times 100 \%
\end{align*}
$$

where $\mathrm{E}_{\mathrm{rms}}$ is the rms signal-voltage level.
This expression indicates that, in general, there is a correlation between the THD and the square root of the sum of the squares of the linearity errors at each digital word of interest. However, this expression does not mean that the worst-case linearity error of the $\mathrm{D} / \mathrm{A}$ is directly correlated to the THD.
For the PCM56P the test period was chosen to be $22.7 \mu \mathrm{~s}$ $(44.1 \mathrm{kHz})$, which is compatible with the EIAJ STC-007 specification for PCM audio. The test frequency is 991 Hz and the amplitude of the input signal is 0 dB , -20 dB , and -60 dB down from full scale.
Figure 4 shows the typical THD as a function of output voltage.


FIGURE 4. Total Harmonic Distortion (THD) vs Vour.

Figure 5 shows typical THD as a function of frequency.


FIGURE 5. Total Harmonic Distortion (THD) vs Frequency.

## INSTALLATION AND OPERATING INSTRUCTIONS

## POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors ( $1 \mu \mathrm{~F}$ tantalum or electrolytic recommended) should be located close to the converter.

## MSB ERROR ADJUSTMENT PROCEDURE (OPTIONAL)

The MSB error of the PCM56P can be adjusted to make the differential linearity error (DLE) at BPZ essentially zero. This is important when the signal output levels are very low, because zero crossing noise (DLE at BPZ) becomes very significant when compared to the small code changes occurring in the LSB portion of the converter.
Differential linearity error at bipolar zero and THD are guaranteed to meet data sheet specifications without any external adjustment. However, a provision has been made for an optional adjustment of the MSB linearity point which makes it possible to eliminate DLE error at BPZ. Two procedures are given to allow either static or dynamic adjustment. The dynamic procedure is preferred because of the difficulty associated with the static method (accurately measuring 16-bit LSB steps).
To statically adjust DLE at BPZ, refer to the circuit shown in Figure 6 or the PCM56 connection diagram.


FIGURE 6. MSB Adjustment Circuit.

After allowing ample warm-up time ( $5-10$ minutes) to assure stable operation of the PCM56, select input code FFFF hexadecimal (all bits on except the MSB). Measure the audio output voltage using a $6-1 / 2$ digit voltmeter and record it. Change the digital input code to 0000 hexadecimal (all bits off except the MSB). Adjust the $100 \mathrm{k} \Omega$ potentiometer to make the audio output read $92 \mu \mathrm{~V}$ more than the voltage reading of the previous code (a 1LSB step $=92 \mu \mathrm{~V}$ ).
A much simpler method is to dynamically adjust the DLE at BPZ. Again, refer to Figure 6 for circuitry and component values. Assuming the device has been installed in a digital audio application circuit, send the appropriate digital input to produce a -80 dB level sinusoidal output. While measuring the THD of the audio circuit output, adjust the $100 \mathrm{k} \Omega$ potentiometer until a minimum level of distortion is observed.

## INPUT TIMING CONSIDERATIONS

Figures 7 and 8 refer to the input timing required to interface the inputs of PCM56P to a serial input data stream. Serial data is accepted in Binary Twos Complement (BTC) with the MSB being loaded first. Data is clocked in on positive going clock (CLK) edges and is latched into the DAC input register on negative going latch enable (LE) edges.

The latch enable input must be high for at least one clock cycle before going low, and then must be held low for at least one clock cycle. The last 16 data bits clocked into the serial input register are the ones that are transferred to the DAC input register when latch enable goes low. In other words, when more than 16 clock cycles occur between a latch enable, only the data present during the last 16 clocks will be transferred to the DAC input register.
One requirement for clocking in all 16 bits is the necessity for a " 17 th" clock pulse. This automatically occurs when the clock is continuous (last bit shifts in on the first bit of the next data word). When the clock is
stopped before the " 17 th" clock cycle occurs, however, the last serial input shift will not occur (the MSB will be in the bit 2 position). In any application where clock is noncontinuous, attention must be given to providing enough clocks to fully input the data word.
Figure 7 refers to the general input format required for the PCM56P. Figure 8 shows the specific relationships between the various signals and their timing constraints.


FIGURE 8. Input Timing Relationships.

## INSTALLATION CONSIDERATIONS

If the optional external MSB error circuitry is used, a potentiometer with adequate resolution and a TCR of $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less is required. Also, extra care must be taken to insure that no leakage path (either AC or DC) exists to pin 14. If the circuit is not used, pins 14 and 15 should be left open.
The PCM converter and the wiring to its connectors should be located to provide the optimum isolation from sources of RFI and EMI. The important consideration in the elimination of RF radiation or pickup is loop area;

NOTES. (1) If clock is stopped between input of 16 -bit data words, latch enable (LE) must remain low until after the first clock of the next 16-bit data word stream. (2) Data format is binary two's complement (BTC). Individual data bits are clocked in on the corresponding positive clock edge. (3) Latch enable (LE) must remain low at least one clock cycle after going negative. (4) Latch enable (LE) must be high for at least one clock cycle before going negative.

FIGURE 7. Input Timing Diagram.

therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a signal lead and its return conductor are wired close together, they represent a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.

## APPLICATIONS

Figures 9 and 10 show a circuit and timing diagram for a single PCM56P used to obtain both left- and rightchannel output in a typical digital audio system. The audio output of the PCM56P is alternately time-shared
between the left and right channels. The design is greatly simplified because the PCM56P is a complete D/A converter requiring no external reference or output op amp.
A sample/hold (S/H) amplifier, or "deglitcher" is required at the output of the $\mathrm{D} / \mathrm{A}$ for both the left and right chànnel, as shown in Figure 9. The $\mathrm{S} / \mathrm{H}$ amplifier for the left channel is composed of $\mathrm{A}_{1}, \mathrm{SW}_{1}$, and associated circuitry. $A_{1}$ is used as an integrator to hold the analog voltage in $\mathrm{C}_{1}$. Since the source and drain of the FET swtich operate at a virtual ground when "C" and " B " are connected in the sample mode, there is no increase in distortion caused by the modulation effect of $\mathrm{R}_{\text {ON }}$ by the audio signal.


FIGURE 9. A Sample/Hold Amplifier (Deglitcher) is Required at the Digital-to-Analog Output for Both Left and Right Channels.


FIGURE 10. Timing Diagram for the Deglitcher Control Signals.

Figure 10 shows the deglitcher controls for both left and right channels which are produced by timing control logic. A delay of $1.5 \mu \mathrm{~s}(\mathrm{t} \omega)$ is provided to allow the output of the PCM56P to settle within a small error band around its final value before connecting it to the channel output. Due to the fast settling time of the PCM56P it is possible to minimize the delay between the left- and right-channel outputs when using a single $D / A$ converter for both channels. This is important because the right- and left-channel data are recorded in-phase and the use of a slower $D$ / A converter would result in significant phase error at higher frequencies.
The obvious solution to the phase shift problem in a two-channel system would be to use two D/A converters (one per channel) and time the outputs to change simultaneously. Figure 11 shows a block diagram of the final test circuitry used for PCM56P. It should be noted that no deglitching circuitry is required on the DAC output to meet specified THD performance. This means that when one PCM56P is used per channel, the need for all the sample/hold and controls circuitry associated with a single DAC (two-channel) design is effectively eliminated. The PCM56P is tested to meet its THD specifications without the need for output deglitching.
A low-pass filter is required after the PCM56P to remove all unwanted frequency components caused by the sampling frequency as well as those resulting from the discrete nature of the $\mathrm{D} / \mathrm{A}$ output. This filter must have a flat frequency response over the entire audio band $(0-20 \mathrm{kHz})$ and a very high attenuation above 20 kHz .

Most previous digital audio circuits used a higher order (9 13 pole) analog filter. However, the phase response of an analog filter with these amplitude characteristics is nonlinear and can disturb the pulse-shaped characteristic transients contained in music.

## SECOND GENERATION SYSTEMS

One method of avoiding the problems associated with a higher order analog filter would be to use digital filter oversampling techniques. Oversampling by a factor of two would move the sampling frequency $(88.2 \mathrm{kHz})$ out to a point where only a simple low-order phase-linear analog filter is required after the deglitcher output to remove unwanted intermodulation products. In a digital compact disc application, various VLSI chips perform the functions of error detection/correction, digital filtering, and formatting of the digital information to provide the clock, latch enable, and serial input to the PCM56P. These VLSI chips are available from several sources (Sony, Yamaha, Signetics, etc.) and are specifically optimized for digital audio applications.
Oversampled circuitry requires a very fast $\mathrm{D} / \mathrm{A}$ converter since the sampling freuqency is multiplied by a factor of two or more (for each output channel). A single PCM56P can provide two-channel oversampling at a 4 X rate $(176.4 \mathrm{kHz} /$ channel ) and still remain well within the settling time requirements for maintaining specified THD performance. This would reduce the complexities of the analog filter even further from that used in 2 X oversampling circuitry.


FIGURE 11. Block Diagram of Distortion Test Circuit.

# Precision, 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER 

## FEATURES

- 18-BIT MONOLITHIC AUDIO D/A CONVERTER
- VERY LOW MAX THD+N: -96dB Without External Adjustment; PCM58P-K
- SERIAL INPUT FORMAT 100\% COMPATIBLE WITH INDUSTRY STD 16-BIT PCM56P
- VERY FAST SETTLING, GLITCH-FREE CURRENT OUTPUT (200ns)
- LOW-NOISE SCHMITT TRIGGER LOGIC INPUT CIRCUITRY
- COMPLETE WITH REFERENCE
- RELIABLE PLASTIC 28-PIN DIP PACKAGE


## DESCRIPTION

The PCM58P is a complete, precision 18 -bit digital-to-analog converter withultra-low distortion over a very wide frequency range. The latched serial input data format of the PCM58P is totally based on the widely successful 16-bit PCM56P format (with the addition of two more data bits). The PCM58P features a very low noise and fast settling current output. The PCM58P is an excellent example of "latest generation" technology in the ever growing BURR-BROWN PCM product family of low-cost/high performance data converters.
The PCM58P comes in a 28 -pin plastic DIP package. A provision is made for external adjustment of the four MSBs to further improve the PCM58P's specifications, if desired. Applications include very low distortion frequency synthesis and high-end consumer and professional digital audio applications.


## SPECIFICATIONS

## ELECTRICAL

All Specifications at $25^{\circ} \mathrm{C}$, and $\pm \mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V}$ and -12.0 V unless otherwise noted.


NOTES: (1) Binary Two's Complement coding. (2) Ratio of (Distortion RMs + Noise $_{\text {RMS }}$ ) /Signal RMs. $_{\text {. (3) }}$ D/A converter output frequency/signal level. (4) D/A converter sample frequency ( $4 \times 44.1 \mathrm{kHz}$; 4 times oversampling). (5) Offset error at bipolar zero. (6) Measured using an OPA27 and $10 \mathrm{k} \Omega$ feedback and an A-weighted filter. (7) Bipolar Zero.

P Package-28-Pin Plastic DIP


| DIM | INCHES |  | MILLMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 1.350 | 1.450 | 34.29 | 36.83 |  |
| B | .520 | .575 | 13.21 | 14.61 |  |
| C | .169 | .224 | 4.29 | 5.70 |  |
| D | .015 | .023 | 0.38 | 0.58 |  |
| F | .043 | .062 | 1.09 | 1.57 |  |
| G | .100 BASIC | 2.54 BASIC |  |  |  |
| H | .030 | .090 | 0.76 |  | 2.29 |
| J | .008 | .015 | 0.20 | 0.38 |  |
| K | .100 | .150 | 2.54 |  | 3.81 |
| L | .600 BASIC | 15.24 BASIC |  |  |  |
| M | $0^{\circ}$ |  | $15^{\circ}$ | $0^{\circ}$ |  |
| N | .018 | $15^{\circ}$ |  |  |  |

NOTE: Leads in true position within 0.01" $(0.25 \mathrm{~mm}) R$ at MMC at seating plane. Pin numbers are shown for reference only. Numbers may not be marked on package. Case: plastic,
Weight: 4.3 grams (0.150z.)


PIN ASSIGNMENTS

| PIN | DESCRIPTION | MNEMONIC |
| :---: | :---: | :---: |
| P1 | Decoupling Capacitor | CAP |
| P2 | +Vcc Voltage Supply | $+\mathrm{V}_{\text {cc }}$ |
| P3 | Decoupling Capacitor | CAP |
| P4 | Decoupling Capacitor | CAP |
| P5 | Bipolar Offset Point | BPO |
| P6 | Current DAC Iout | $\mathrm{l}_{\text {out }}$ |
| P7 | Feedback Resistor | $\mathrm{R}_{\mathrm{Fl}}$ |
| P8 | Analog Common | ACOM |
| P9 | - $\mathrm{V}_{\text {cc }}$ Voltage Supply | $-V_{c c}$ |
| P10 | Feedback Resistor | $\mathrm{R}_{\text {F2 }}$ |
| P11 | Digital Common | DCOM |
| P12 | No Connection | NC |
| P13 | $+\mathrm{V}_{\mathrm{cc}}$ Voltage Supply | $+\mathrm{V}_{\mathrm{cc}}$ |
| P14 | No Connection | NC |
| P15 | Decoupling Capacitor | CAP |
| P16 | Clock | CLK |
| P17 | DAC Latch Enable | LE |
| P18 | No Connection | NC |
| P19 | Data input | DATA |
| P20 | - $\mathrm{V}_{\mathrm{cc}}$ Voltage Supply | $-V_{c c}$ |
| P21 | No Connection | NC |
| P22 | No Connection | NC |
| P23 | No Connection | NC |
| P24 | Bit 4 Adjust | B4 ADJ |
| P25 | Bit 3 Adjust | B3 ADJ |
| P26 | Bit 2 Adjust | B2 ADJ |
| P27 | Bit 1 (MSB) Adjust | B1 ADJ |
| P28 | Bit Adjust $\mathrm{V}_{\text {por }}$ | $\mathrm{V}_{\text {POT }}$ |

## ORDERING INFORMATION



## ABSOLUTE MAXIMUM RATINGS

| $\pm V_{\infty}$ Supply Voitages $\qquad$ $+6 \mathrm{~V} ;-16 \mathrm{~V}$ <br> Input Logic Voltage $\qquad$ -1 V to $+\mathrm{V}_{\mathrm{cc}}$ <br> Storage Temperature $\qquad$ $-60^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| :---: |
|  |  |
|  |  |
|  |



FIGURE 1. PCM58P Production THD+N Test Setup.

## DISCUSSION OF SPECIFICATIONS

## TOTAL HARMONIC DISTORTION + NOISE

The key specification for the PCM58P is total harmonic distortion plus noise. Digital data words are read into the PCM58P at four times the standard audio sampling frequency of 44.1 kHz or 176.4 kHz such that a sinewave output of 991 Hz is realized. For production testing the output of the DAC goes to a programmable gain amplifier to provide gain at lower signal output test levels and then through a 20 kHz low pass filter before being fed into an analog type distortion analyzer. See Figure 1, which shows a block diagram of the production THD+N test setup.
In terms of signal measurement, $\mathrm{THD}+\mathrm{N}$ is the ratio of Distortion $_{\text {RMS }}+$ Noise $_{\text {RMS }} /$ Signal $_{\text {RMS }}$ expressed in dB. For the PCM58P, THD +N is $100 \%$ tested at three different output levels using the test setup shown in Figure 1. It is significant to note that this test setup does not include any output deglitching circuitry. This means the PCM58P meets even it's -60 dB THD +N specification without use of external deglitchers.

## ABSOLUTE LINEARITY

Even though absolute integral and differential linearity specs are not given for the PCM58P, the extremely low THD+N performance is typically indicative of 15 -bit to 16 -bit integral linearity in the DAC depending on the grade specified. The relationship between THD+N and linearity, however, is not such that an absolute linearity specification for every individual output code can be guaranteed.

## IDLE CHANNEL SNR

Another appropriate spec for a digital audio converter is idle channel signal to noise ratio (idle channel SNR). This is the ratio of the noise on the DAC output at bipolar zero in relation to the full scale range of the DAC. The output of the DAC is hand-limited from 20 Hz to 20 kHz and an A-weighted filter is applied to moke this measurement. The idle channel SNR for the PCiVLs P is typically greater than +126 dB , making it ideal for low-noise applications.

## OFFSET, GAIN, AND TEMPERATURE DRIFT

Although the PCM58P is primarily meant for use in dynamic applications, specifications are also given for more traditional DC parameters such as gain error, bipolar zero offset error, and temperature gain drift and offset drift.

## TIMING CONSIDERATIONS

The PCM58P accepts TTL compatible logic input levels. Noise immunity is enhanced by the use of Schmitt trigger input architectures on all input signal lines. The data format of the PCM58P is binary two's complement (BTC) with the most significant bit (MSB) being first in the serial input bit stream. Table 1 describes the exact input datato voltage output coding relationship. Any number of bits can precede the 18 bits to be loaded as only the last 18 will be transferred to the parallel DAC register after LE (P17; latch enable) has gone low.
The individual DAC serial input data bit shifts transfer are triggered on positive CLK edges. The serial to parallel data transfer to the DAC occurs on the falling edge of LE (P17). Refer to Figure 2 for graphical relationships of these signals.

## MAXIMUM CLOCK RATE

The maximum clock rate of 16.9 mHz for the PCM58P is derived by multiplying the standard audio sample rate of 44.1 kHz times sixteen ( 16 X oversampling) times the standard audio word bit length of $24(44.1 \mathrm{kHz} \times 16 \times 24=$ 16.9 mHz ). Note that this clock rate accommodates a 24 -bit word length, even though only 18 bits are actually being used.

TABLE I. PCM60P Input/Output Relationships.

| DIGITAL INPUT | ANALOG OUTPUT |  |  |
| :---: | :---: | :---: | :---: |
| Binary Two's <br> Complement (BTC) | DAC Output | Voltage (V) <br> $V_{\text {out }}$ Mode | Current (mA) <br> Iout Mode $^{\text {M }}$ |
| 3FFFF Hex | +FS | +2.9999943 | -0.9999981 |
| 20000 Hex | BPZ | 0.0000000 | 0.0000000 |
| 1FFFF Hex | BPZ - 1LSB | -0.0000057 | +0.0000019 |
| 00000 Hex | -FS | -3.0000000 | +1.0000000 |



FIGURE 2. PCM58P Timing Diagram.

## "STOPPED-CLOCK" OPERATION

The PCM58P is normally operated with a continuous clock input signal. If the clock is to be stopped in between input data words, the last 18 -bits shifted in are not actually shifted from the serial register to the latched parallel DAC register until LE (latch enable) goes low. If the clock input (P16, CLK) is stopped between data words, LE (P17) must remain low until after the first clock cycle of the next data word to insure proper DAC operation. In either case, the setup and hold times for DATA and LE must still be observed as shown in Figure 3.

## INSTALLATION

Refer to Figure 4 for proper connection of the PCM58P in the voltage-out mode using the internal feedback resistor. The feedback resistor connections ( P 7 and P 10 ) should be connected to ACOM (P8) if not used. The PCM58P requires only a +5 V and -12 V supply. It is very important that these supplies be as "clean" as possible to reduce coupling of supply noise to the output. Power supply decoupling capacitors shown in Figure 4 should be used, regardless of how good the supplies are to maximize power supply rejection. All grounds should be connected to the analog ground plane as close to the PCM58P as possible.


FIGURE 3. PCM58P Setup and Hold Timing Diagram.

## FILTER CAPACITOR REQUIREMENTS

As shown in Figure 4, other various decoupling capacitors are required around the supply and reference points with no special tolerances being required. Placement of all capacitors should be as close to the appropriate pins of the PCM58P as possible to reduce noise pickup from surrounding circuitry.


PCM58P

FIGURE 4. PCM58P Connection Diagram.

## MSB ADJUSTMENT CIRCUITRY

With the optional bit adjustment circuitry shown in Figure 4, even greater performance can be realized by reducing the first four major bit carry output errors to zero. The most important adjustment for low level outputs would be the step between BPZ (bipolar zero; MSB on, all other bits off) and the code, which is one LSB less than BPZ (MSB off, all other bits on), since every crossing of zero would go through this bipolar major carry point. This MSB bit adjustment would be made by outputing a very low level signal sine wave and calibrating the $100 \mathrm{k} \Omega$ potentiometer circuit connected to P 28 and P27 while monitoring the THD+N of the PCM58P until peak performance is observed.

Bits 2 through 4 can also be adjusted if desired to obtain optimum full-scale output THD + N performance. An additional $100 \mathrm{k} \Omega$ potentiometer adjustment circuit is required for every additional bit to be adjusted. If bit adjustment is not performed, the respective pins on the PCM58P should be left open.

Once bit adjustment is performed, the reference voltage at VPOT (P28) will track the internal reference, insuring that the THD +N performance of the PCM58P will remain unaffected by external temperature changes.

# 16-Bit CMOS Monolithic Audio DIGITAL-TO-ANALOG CONVERTER 

## FEATURES

- LOW COST 16-BIT 2-CHANNEL CMOS MONOLITHIC D/A CONVERTER
- SINGLE SUPPLY +5V OPERATION
- 50mW POWER DISSIPATION
- GLITCH-FREE VOLTAGE OUTPUTS
- LOW DISTORTION: -86dB MAX THD+N
- COMPLETE WITH REFERENCE
- SERIAL INPUT FORMAT
- SINGLE OR DUAL DAC MODE OPERATION
- PLASTIC 24-PIN SOIC PACKAGE


## DESCRIPTION

The PCM60P is a low cost, dual output 16-bit CMOS digital-to-analog converter. The PCM60P features true glitch-free voltage outputs and requires only a single +5 V supply. The PCM60P doesn't require an external reference. Total power dissipation is less than 50mW max. Low maximum Total Harmonic Distortion + Noise ( -86 dB max; PCM60P-J) is $100 \%$ tested. Either one or two channel output modes are fully user selectable.
The PCM60P comes in a space-saving 24-pin plastic SOIC package. PCM60P accepts a serial data input format and is compatible with other BURR-BROWN PCM products such as the industry standard PCM56P.


## SPECIFICATIONS

## ELECTRICAL

All Specifications at $25^{\circ} \mathrm{C}$, and $+\mathrm{V}_{\mathrm{cc}}=+5.00 \mathrm{~V}$ unless otherwise noted.

| PARAMETER | CONDITIONS | PCM60P/P-J |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| RESOLUTION |  |  |  | 16 | Bits |
| DYNAMIC RANGE |  |  | 96 |  | dB |
| INPUT |  |  |  |  |  |
| DIGITAL INPUT <br> Logic Family <br> Logic Level: $\mathrm{V}_{\mathrm{IH}}$ $\mathrm{V}_{\mathrm{IL}}$ <br> Data Format Input Clock Frequency | $\begin{aligned} & I_{I H}=+40 \mu \mathrm{~A} \text { max } \\ & I_{\mathrm{I}}=-40 \mu \mathrm{~A} \text { max } \end{aligned}$ | $\begin{array}{r} T 7 \\ +2.4 \\ 0.0 \\ \\ 8.5 \end{array}$ | Compatible <br> Serial BTC | $\begin{gathered} +5.25 \\ 0.8 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{MHz} \end{gathered}$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |
| TOTAL HARMONIC DISTORTION + $\mathrm{N}^{(2)}$ PCM60P: $\begin{aligned} & f=991 \mathrm{~Hz}(0 \mathrm{~dB})^{(3)} \\ & \mathrm{f}=991 \mathrm{~Hz}(-20 \mathrm{~dB}) \\ & \mathrm{f}=991 \mathrm{~Hz}(-60 \mathrm{~dB}) \end{aligned}$ <br> PCM60P-J: $\begin{aligned} & f=991 \mathrm{~Hz}(0 \mathrm{~dB}) \\ & \mathrm{f}=991 \mathrm{~Hz}(-20 \mathrm{~dB}) \\ & \mathrm{f}=991 \mathrm{~Hz}(-60 \mathrm{~dB}) \end{aligned}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{s}}=176.4 \mathrm{kHz}^{(4)} \\ & \mathrm{f}_{\mathrm{s}}=176.4 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{s}}=176.4 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{s}}=176.4 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{s}}=176.4 \mathrm{kHz} \\ & \mathrm{f}_{\mathrm{s}}=176.4 \mathrm{kHz} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & -88 \\ & -68 \\ & -28 \\ & -92 \\ & -68 \\ & -28 \end{aligned}$ | -82 $-86$ | dB <br> dB <br> dB <br> dB <br> dB <br> dB |
| CHANNEL SEPARATION |  | +80 | +85 |  | dB |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |
| ACCURACY <br> Gain Error <br> Gain Mismatch <br> Bipolar Zero Error ${ }^{(5)}$ <br> Gain Drift <br> Warm-up Time | $V_{\text {out }}=2.8 \mathrm{Vp-p}$ <br> Channel to Channel $0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}$ | 1 | $\begin{gathered} \pm 2 \\ \pm 1 \\ \pm 30 \\ 100 \end{gathered}$ | $\pm 10$ | $\begin{gathered} \% \\ \% \\ \mathrm{mV} \\ \text { ppm } /{ }^{\circ} \mathrm{C} \\ \text { minute } \end{gathered}$ |
| IDLE CHANNEL SNR ${ }^{(6)}$ | 20-20kHz; with A-weighted fitter |  | +90 |  | dB |
| OUTPUT |  |  |  |  |  |
| ANALOG OUTPUT <br> Output Range <br> Output Impedance <br> Short Circuit Duration <br> Settling Time <br> Glitch Energy | To Be DeterminedSufficient to Meet 176.4 kHz THD +N SpecsMeets all $\mathrm{THD}+\mathrm{N}$ Specs Without External Output Deglitching |  |  |  | $\begin{aligned} & \text { Vp-p } \\ & \Omega \end{aligned}$ |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |
| $+\mathrm{V}_{\mathrm{cc}}$ Supply Voltage Supply Current Power Dissipation | $\mathrm{V}_{\mathrm{cc}}=+5.00 \mathrm{~V}$ | +4.75 | $\begin{gathered} +5.00 \\ +9.5 \end{gathered}$ | $\begin{gathered} +5.25 \\ .50 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mW} \end{gathered}$ |
| TEMPERATURE RANGE |  |  |  |  |  |
| Specification Operating Storage |  | $\begin{gathered} 0 \\ -30 \\ -60 \\ \hline \end{gathered}$ |  | +70 +70 +100 | 0 0 0 0 0 0 |

NOTE: 1) Binary Two's Complement coding. (2) Ratio of (Distortion ${ }_{\text {RMS }}+$ Noise $_{\text {RMS }}$ ) $/$ Signal $_{\text {RMs }}$. (3) $\mathrm{D} / \mathrm{A}$ converter output frequency/signal level (on both left and right channels). (4) D/A converter sample frequency ( $4 \times 44.1 \mathrm{kHz} ; 4$ times oversampling per channel). (5) Offset error at bipolar zero. (6) Ratio of output at BPZ (Bipolar Zero) to the full scale range using a 20 kHz low pass filter in addition to an A-weighted filter.

MECHANICAL
P Package-24-Pin SOIC


|  | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |
| A | .614 | .630 | 15.60 | 16.00 |
| $\mathrm{~A}_{1}$ | .610 | TYP | 15.5 | TYP |
| B | .328 | .346 | 8.33 | 8.80 |
| $\mathrm{~B}_{1}$ | .331 | TYP | 8.4 | TYP |
| C | - | .098 | - | 2.50 |
| D | .012 | .020 | 0.30 | 0.50 |
| G | .046 | .054 | 1.17 | 1.37 |
| $H$ | .075 | .115 | 1.91 | 2.92 |
| J | .0039 | .010 | 0.10 | 0.26 |
| L | .453 | .476 | 11.5 | 12.1 |
| M | $0^{\circ}$ | TYP | $0^{\circ}$ | TYP |
| N | .0039 |  | 0.10 |  |

NOTE: Leads in true position within 0.01 " ( 0.25 mm ) R at MMC at seating plane. Pin material and plating composition conform to method 2003 solderability of MIL-STD-883 (except paragraph 3.2)


## PIN ASSIGNMENTS

| PIN | DESCRIPTION | MNEMONIC |
| :---: | :---: | :---: |
| P1 | Left/Right Clock | LRCLK |
| P2 | Word Clock | WDCLK |
| P3 | Clock | CLK |
| P4 | Data | DATA |
| P5 | No Connection | NC |
| P6 | No Connection | NC |
| P7 | Digital Common | DCOM |
| P8 | Analog Common | ACOM |
| P9 | No Connection | NC |
| P10 | Left Channel $\mathrm{V}_{\text {out }}$ | LCH Out |
| P11 | Output Common | VCOM |
| P12 | Right Channet $\mathrm{V}_{\text {our }}$ | R CH Out |
| P13 | $+\mathrm{V}_{\text {cc }}$ Analog Supply | $+\mathrm{V}_{\text {cc }}$ |
| P14 | $+V_{c c}$ Analog Supply | $+\mathrm{V}_{\text {cc }}$ |
| P15 | Reference Decouple | $\mathrm{C}_{\text {REF }}$ |
| P16 | No Connection | NC |
| P17 | VREF Sense | $V_{\text {REF }}$ SEN |
| P18 | Voltage Reference | $\mathrm{V}_{\text {REF }}$ |
| P19 | $+\mathrm{V}_{\text {cc }}$ Analog Supply | $+\mathrm{V}_{\mathrm{cc}}$ |
| P20 | $+\mathrm{V}_{\text {cc }}$ Analog Supply | $+V_{\text {cc }}$ |
| P21 | $+V_{c c}$ Digital Supply | $+\mathrm{V}_{\text {cc }}$ |
| P22 | No Connection | NC |
| P23 | Single DAC Mode | SDM SEL |
| P24 | Left/Right DAC Select | LRDAC |

ORDERING INFORMATION


## ABSOLUTE MAXIMUM RATINGS

[^7]| PACKAGE PIN NUMBERS |  |  |  | SERIAL DATA WORD INPUT | LEFT <br> CHANNEL OUTPUT | RIGHT CHANNEL OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { P23 } \\ \text { SDM SEL } \end{gathered}$ | $\begin{gathered} \text { P24 } \\ \text { LRDAC } \end{gathered}$ | P1 LRCLCK | $\begin{gathered} \text { P2 } \\ \text { WDCLK } \end{gathered}$ |  |  |  |
| 0 0 0 0 | $\begin{aligned} & x \\ & x \\ & x \\ & x \end{aligned}$ | 0 0 1 1 | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | Right Right Left Left | Hold Integrate Hold Hold | Hold <br> Hold <br> Hold Integrate |
| 1 1 1 1 | 0 0 0 0 | 0 0 1 1 | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | Inhibited Inhibited Left Left | $\begin{aligned} & \mathrm{V}_{\mathrm{com}} \\ & \mathrm{~V}_{\mathrm{cOM}} \\ & \mathrm{~V}_{\mathrm{cOM}} \\ & \mathrm{~V}_{\mathrm{cOM}} \end{aligned}$ | Hold <br> Hold Integrate Integrate |
| 1 1 1 1 | 1 1 1 1 | 0 0 1 1 | 0 1 0 1 | Right Right Inhibited Inhibited | $\begin{aligned} & \mathrm{V}_{\mathrm{com}} \\ & \mathrm{~V}_{\mathrm{com}} \\ & \mathrm{~V}_{\mathrm{cOM}} \\ & \mathrm{~V}_{\mathrm{cOM}} \end{aligned}$ | Hold <br> Hold Integrate Integrate |

NOTE: Positive edge of CLK (P3) latches LRCLK (P1), WDCLK (P2), and DATA (P4).
TABLE I. PCM60P Logic Truth Table.

## THEORY OF OPERATION

The PCM60P is a dual output, 16 -bit CMOS digital-to-analog audio converter. The PCM60P, complete with internal reference, has two glitch-free voltage outputs and requires only a single +5 V power supply. Output modes using either one or two channels per DAC are user selectable. The PCM60P accepts a serial data input format that is compatible with other BURR-BROWN PCM products such as the industry standard PCM56P.

## ONE DAC TWO-CHANNEL OPERATION

Normally, the PCM60P is operated with a continuous clock input in a two-channel output mode. This mode is selected when SDM SEL is held low (P23; single DAC mode select). Refer to the truth table shown by Table 1 for exact control logic relationships. Data for left and right channel output is loaded alternately into the PCM60P while the control logic switches the left and right output amplifiers between the appropriate integrate and hold modes. Data word latching is controlled by WDCLK (P2; word clock) and channel selec-


FIGURE 1. PCM60P Block Diagram


NOTES: P23 (Single DAC Mode Select) $=0$; P24 (L/R DAC Select) $=X ;$ P2 $($ WDCLK $)=50 \%$ Duty Cycle; Serial Data is read in MSB First with BTC Coding (MSB = Bit 1).


NOTES: P23 (Single DAC Mode Select) $=1 ;$ P24 (L/R DAC Select) $=0$ (Left DAC) or 1 (Right DAC).

FIGURE 2. PCM60P Timing Diagram.

| DIGITAL INPUT | ANALOG OUTPUT |  |
| :---: | :---: | :---: |
| Binary Two's <br> Complement (BTC) | DAC Output (V) | Voltage (V) <br> $V_{\text {out }}$ Mode |
| 7FFF Hex | +FS | +3.5629443 |
| 0000 Hex | BPZ | +2.1699871 |
| FFFF Hex | BPZ-1 | +0.7629871 |
| 8000 Hex | FFS | +1.1000000 |
| 2E5B Hex | VCOM | +2.6700000 |

TABLE II.PCM60P Input/Output Relationships.
tion is made by LRCLK ( P 1 ; left/right clock). The block diagram in Figure 1 shows how a single DAC output provides switched output to both integrate and hold amplifiers. Figure 2 shows the timing for the single DAC two-channel mode of operation. Output between left and right channels in this mode is not in phase. See Figure 3 for proper connection of the PCM60P in the two-channel DAC mode.

## TWO DAC TWO-CHANNEL OPERATION

In phase, two-channel output can be obtained by using two PCM60Ps and choosing the single DAC mode (setting P23 SDM SEL high). With the use of a high or low input level on LRDAC (P24; left/right DAC select), each DAC can have
its right channel output dedicated to either left or right data input with no additional input signals being required to latch the appropriate data from an alternating $L / R$ data word input stream. In the single DAC mode, the PCM60P's left channel output is disabled and held at $+\mathrm{V}_{\text {COM }}$. In this mode both DACs share common inputs forDATA, CLK, WDCLK, andLRCLK. Otherwise circuit connection is the same as the two-channel DAC mode, with the exception of LRDAC whose level selects whether the single DAC will output dedicated left or right channel data.

## INTEGRATE \& HOLD OUTPUT AMPLIFIERS

The PCM60P incorporates integrate and hold amplifiers on each output channel. This allows a single, very fast DAC to feed both amplifiers and reduce circuit complexity. It also serves to block the output glitch from the DAC to the individual channel outputs and effectively makes the PCM60P outputs "glitch-free." The PCM60P is a single +5 V supply device with a voltage output swing of $2.8 \mathrm{Vp}-\mathrm{p}$ The outputs swing asymmetrically around VCOM ( $+\mathrm{V}_{\mathrm{cc}}-2.33 \mathrm{~V}$ ). See Table II for exact input/output relationships. Since true CMOS amplifiers are used on the PCM60P, the load resistance on the outputs should not be less than $100 \mathrm{~K} \Omega$ and the capacitive loads should not exceed 100pf. For maximum low-distortion performance, output buffer amplifiers should be considered.

FIGURE 3. PCM60P Connection Diagram.


FIGURE 4. THD +N Test Setup Diagram.

## DISCUSSION OF SPECIFICATIONS

## TOTAL HARMONIC DISTORTION + NOISE

The key specification for the PCM60P is total harmonic distortion plus noise. Digital data words are read into the PCM60P at four times the standard audio sampling frequency of 44.1 kHz or 176.4 kHz for each channel such that a sinewave output of 991 Hz is realized. For production testing the output of the DAC goes to a programmable gain amplifier to provide gain at lower signal output test levels and then through a 20 kHz low pass filter before being fed into an analog type distortion analyzer. Figure 4 shows a block diagram of the production THD +N test setup.
In terms of signal measurement, $\mathrm{THD}+\mathrm{N}$ is the ratio of DISTORTION RMs + NOISE $_{\text {RMS }} /$ SIGNAL $_{\text {RMS }}$ expressed in dB . For the PCM60P, THD +N is $100 \%$ tested at three different output levels using the test setup shown in Figure 4. It is significant to note that this circuit does not include any output deglitching circuitry. This means the PCM60P meets even its -60 dB THD +N specification without use of external deglitchers.

## ABSOLUTE LINEARITY

Even though absolute integral and differential linearity specs are not given for the PCM60P, the extremely low THD +N performance is typically indicative of 14-bit to 15 -bit integral linearity in the DAC depending on the grade specified. The relationship between THD +N and linearity, however, is not such that an absolute linearity specification for every individual output code can be guaranteed.

## IDLE CHANNEL SNR

Another appropriate spec for a digital audio converter is idle channel signal to noise ratio (idle channel SNR). This is the ratio of the noise on either DAC output at bipolar zero in relation to the full scale range of the DAC. The output of the DAC is band limited from 20 Hz to 20 kHz and an Aweighted filter is applied to make this measurement.

## OFFSET, GAIN, AND TEMPERATURE DRIFT

The PCM60P is specified for other important parameters such as channel separation and gain mismatch between output channels. And although the PCM60P is primarily meant for use in dynamic applications, typical specs are also given for more traditional DC parameters such as gain error, bipolar zero offset error, and temperature gain drift.


FIGURE 5. PCM60P Setup and Hold Timing Diagram

## TIMING CONSIDERATIONS

The data format of the PCM60P is binary two's complement (BTC) with the most significant bit (MSB) being first in the serial input bit stream. Table 2 describes the exact input data to voltage output coding relationship. Any number of bits can proceed the 16 -bits to be loaded as only the last 16 will be transferred to the parallel DAC register on the first positive edge of CLK (P3; clock input) afterWDCLK (P2; word clock) has gone low. All inputs to the PCM60P are TTL level compatible.

## WDCLK DUTY CYCLE

The input signal that controls when data is loaded and how long each output is in the integrate mode is WDCLK (P2). It is therefore recommended that a $50 \%$ (high) duty cycle be maintained on WDCLK. This will ensure that each output will have enough time to reach it's final output value, and that the output level of each channel will be within the gain mismatch specification. Refer to Figure 2 for exact timing relationships of WDCLK to CLK and LRCLK and the outputs of the PCM60P. The WDCLK can be high longer than $50 \%$ as long as setup and hold times shown in Figure 5 are observed and the time high is roughly equivalent for both left and right channels.

## SETUP AND HOLD TIMES

The individual serial data bit shifts, and the serial to parallel data transfer, and left/right control are triggered on positive CLK edges. The setup time required for DATA, WDCLK, and LRCLK to be latched by the next positive going CLK is 15 ns minimum. A minimum hold time of 15 ns is also required after the positive going CLK edge for each data bit to be shifted into the serial input register. Refer to Figure 5 for the timing relationship of these signals.

## MAXIMUM CLOCK RATE

The $100 \%$ tested maximum clock rate of 8.47 mHz for the PCM60P is derived by multiplying the standard audio sample rate of 44.1 kHz times eight ( 4 X oversampling times two channels) times the standard audio word bit length of 24 $(44.1 \mathrm{kHz} \times 4 \times 2 \times 24=8.47 \mathrm{mHz}$ ). Note that this clock rate accommodates a 24-bit word length, even though only 16 bits are actually being used.

## "STOPPED-CLOCK" OPERATION

The PCM60P is normally operated with a continuous clock input signal. If the clock is to be stopped in between input data words, the last 16 -bits shifted in are not actually shifted from the serial register to the latched parallel DAC register until the first clock after the one used to input bit 16 (LSB). This means the data is not shifted into the DHC latch until the start of the next 16 -bit data word input unless at least one additional clock accompanies the 16 used to serially shift in data in the first place. In either case, the setup and hold times forDATA, WDCLK, andLRCLK must still be observed.

## INSTALLATION

The PCM60P only requires a single +5 V supply. The +5 V supply, however, is used in deriving the internal reference. It is therefore very important that this supply be as "clean" as possible to reduce coupling of supply noise to the outputs. If a good analog supply is available at greater than +5 V , a zener diode can be used to obtain a stable +5 V supply. A $100 \mu \mathrm{~F}$ decoupling capacitor as shown in Figure 3 should be used regardless of how good the +5 V supply is to maximize power supply rejection. All grounds should be connected to the analog ground plane as close to the PCM60P as possible.

## FILTER CAPACITOR REQUIREMENTS

As shown in Figure 3, CREF (P15) and VREF SEN (P17) should have decoupling capacitors of $.1 \mu \mathrm{~F}(\mathrm{C} 4)$ and $10 \mu \mathrm{~F}$ (C5) to $+\mathrm{V}_{\mathrm{cc}}$ respectively with no special tolerance being required. To maximize channel separation between left and right channels, $5 \% 300 \mathrm{pF}$ capacitors (C2 and C3) between $\mathrm{V}_{\text {COM }}$ and left and right channel outputs are required in addition to a $5 \% 3 \mu \mathrm{~F}$ capacitor $(\mathrm{C} 1)$ between $\mathrm{V}_{\text {сом }}(\mathrm{P} 11)$ and +5 V . The ratio of 10 K to 1 is the important factor here for proper circuit operation. Placement of all capacitors should be as close to the appropriate pins of the PCM60P as possible to reduce noise pickup from surrounding circuitry.

## APPLICATIONS

Probably the most popular use of the PCM60P is in applications requiring single power supply operation. For example, the PCM60P is ideal for automotive compact disk (CD) and digital audio tape (DAT) playback units. To use a more complex bipolar DAC requiring $\pm 5 \mathrm{~V}$ supplies in the +12 V application for example would require driving a stable "floating" ground and regulating the +12 V to +10 V . The single supply CMOS PCM60P would only require a +5 V zener diode to regulate its 50 mW max supply. The outputs could be AC coupled to the rest of the circuit for perfectly acceptable high dynamic performance. The PCM60P is ideal in any application requiring a minimum of additional circuitry as well as ultra low-power CMOS performance.
Of course, the PCM60P is the D/A converter of choice in any application requiring very low power dissipation. Portable battery powered test and measurement equipment requiring very low distortion digital to analog converters would be ideal applications for the CMOS PCM60P with its 50 mW max power dissipation.

## 18-Bit Audio DIGITAL-TO-ANALOG CONVERTER

## FEATURES

- 18-BIT MONOLITHIC AUDIO D/A CONVERTER
- LOW -96dB MAX THD + N AT FS (16-BIT LINEARITY WITH EXTERNAL ADJUST)
- VERY FAST SETTLING CURRENT OUTPUT (200ns)
- PARALLEL INPUTS, 42-PIN PLASTIC "SHRINK" DIP
- USER PROVIDES IOV REFERENCE AND OP AMP TO OPTIMIZE COST EFFECTIVENESS
- -15V, +5V SUPPLIES, 415mW POWER DISSIPATION


## APPLICATIONS

- high accuracy direct digital waveform SYNTHESIS
- PROFESSIONAL AND HIGH END DIGITAL AUDIO


## DESCRIPTION

The PCM64JP/KP is a precision 18 -bit digital-toanalog converter that features 16-bit linearity and ultra low distortion over a very wide frequency range. It is based on the highly accurate and stable 18 -bit DAC729. The PCM64P greatly reduces cost by allowing the user to supply an external reference and current-to-voltage converter. This enables optimum cost/performance designs to be achieved when the very good temperature drift and stability specifications of the DAC729 are not necessarily required.
The PCM64P comes in a 42-pin double-wide plastic "shrink" DIP package. Applications include very low distortion frequency synthesis and very high end consumer and professional digital audio applications.

## SPECIFICATIONS

## ELECTRICAL

All specifications at $+25^{\circ} \mathrm{C},+\mathrm{V}_{D D}=+500 \mathrm{~V}$, and $-\mathrm{V}_{\mathrm{CC}}=-150 \mathrm{~V}$ unless otherwise noted

| PARAMETER | CONDITIONS | PCM64P |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| RESOLUTION |  |  |  | 18 | Bits |
| DYNAMIC RANGE |  |  | 108 |  | dB |
| INPUT |  |  |  |  |  |
| DIGITAL INPUT <br> Logic Family <br> Logic Level $V^{1 H}$ <br> $V_{\text {IL }}$ <br> Data Format | $\begin{aligned} & \mathrm{I}_{\mathrm{H}}=+10 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{L}}=-300 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \quad \mathrm{T} \\ & +24 \\ & 00 \\ & \text { Paralle } \end{aligned}$ | Compa <br> B, CO | $\begin{aligned} & \text { e } \\ & +525 \\ & +08 \\ & \text { CTC }^{(1)} \end{aligned}$ | V |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |
| $\text { TOTAL HARMONIC DISTORTION + NOISE }{ }^{(2)}$ $\begin{aligned} & \mathrm{F}=991 \mathrm{~Hz}(0 \mathrm{~dB}) \\ & \mathrm{F}=991 \mathrm{~Hz}(-20 \mathrm{~dB}) \\ & \mathrm{F}=991 \mathrm{~Hz}(-60 \mathrm{~dB}) \end{aligned}$ | $\mathrm{F}_{\text {s }}=1764 \mathrm{kHz}$ with external bits 1-4 adjust ${ }^{(3)}$ |  | $\begin{array}{r} -100 \\ -86 \\ -46 \end{array}$ | $\begin{aligned} & -96 \\ & -82 \\ & -42 \end{aligned}$ | dB <br> dB <br> dB |
| TOTAL HARMONIC DISTORTION + NOISE $\begin{aligned} & \mathrm{F}=991 \mathrm{~Hz}(0 \mathrm{~dB}) \\ & \mathrm{F}=991 \mathrm{~Hz}(-20 \mathrm{~dB}) \\ & \mathrm{F}=991 \mathrm{~Hz}(-60 \mathrm{~dB}) \end{aligned}$ | $\mathrm{F}_{\mathrm{S}}=1764 \mathrm{kHz}$ without external bits adjust |  | $\begin{aligned} & -96 \\ & -78 \\ & -38 \end{aligned}$ | $\begin{aligned} & -93 \\ & -76 \\ & -36 \end{aligned}$ | dB <br> dB <br> dB |
| NOISE | 20 Hz to 20 kHz at bipolar zero |  |  | 3 | nArms |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |
| ACCURACY <br> Gain Error Bipolar Zero Error |  |  |  | $\begin{aligned} & \pm 05 \\ & \pm 60 \end{aligned}$ | $\begin{gathered} \% \\ \mu \mathrm{~A} \end{gathered}$ |
| DRIFT <br> Gaın <br> Bipolar Zero | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |  | $\pm 10$ $\pm 2$ |  | $\begin{gathered} \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| POWER SUPPLY SENSITIVITY <br> $+V_{c c}$ <br> $-V_{c c}$ <br> $+V_{D D}$ |  |  | $\begin{aligned} & \pm 0003 \\ & \pm 0003 \\ & \pm 0001 \end{aligned}$ |  | \%FSR/\%V ${ }_{c c}$ $\% F S R / \% V_{c c}$ \%FSR/\%VDD |
| WARM-UP TIME |  |  |  | 1 | minute |
| OUTPUT |  |  |  |  |  |
| ANALOG OUTPUT <br> Output Range ${ }^{(4)}$ Internal R feedback Output Impedance |  | $-100$ | $\begin{gathered} 10 \mathrm{k}, 5 \\ 30 \end{gathered}$ | $+100$ | $\begin{gathered} \mathrm{mA} \\ \Omega \\ \mathrm{k} \Omega \end{gathered}$ |
| SETTLING TIME 1mA Step | $10 \Omega$ to $100 \Omega$ load |  | 200 |  | ns |
| REFERENCE REQUIREMENTS |  |  |  |  |  |
| REFERENCE INPUT <br> Input Voltage Input Current Input Current | Unıpolar Bipolar | 9.9 | 10 | 101 1 2 | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |
| $\begin{aligned} & \text { Voltage Range } \begin{array}{c} -V_{C C} \\ \\ \text { Current } \begin{array}{c} -V_{C D} \\ +V_{D D} \end{array} \end{array} \end{aligned}$ <br> Power Dissipation | $-\mathrm{V}_{\mathrm{CC}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}$ | $\begin{aligned} & -145 \\ & +475 \end{aligned}$ | $\begin{aligned} & -22 \\ & +17 \\ & 415 \\ & \hline \end{aligned}$ | $\begin{array}{r} -155 \\ +525 \end{array}$ | $\begin{gathered} V \\ V \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mW} \\ \hline \end{gathered}$ |
| TEMPERATURE RANGE |  |  |  |  |  |
| Specification Storage |  | $\begin{gathered} 0 \\ -50 \end{gathered}$ |  | $\begin{aligned} & +70 \\ & +100 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES (1) CTC code requires external inversion of MSB bit input (2) Ratıo of Distortion rms + Noise rms/Signal rms (3) $\mathrm{F}_{\mathbf{s}}=$ Sample rate of DAC $(4 \times 44 \mathrm{ikHz}) \quad$ (4) Tolerance of lout and RFEEDBACK is approximately $\pm 1 \%$

MECHANICAL


OUTPUT DEGLITCHING CIRCUITRY




## ANALOG MULTIPLEXERS

Use Burr-Brown analog multiplexers to realize a very low cost-per-channel solution to multiple-channel data conversion or analog distribution systems designs. Two types are offered-a low-cost, high-quality family of devices ranging from 4 to 16 channels that can accommodate either single-ended or differential signals, and a very fast switching family, single-ended or differential, for high-throughput rate applications. All are TTL- and CMOScompatible, have input protection in excess of the maximum power supply voltages, and can be operated singly or in multi-tiered matrices.

## ANALOG MULTIPLEXERS SELECTION GUIDE

The Selection Guide shows parameters for all grades. Refer to the Product Data Sheet for additional information. Models shown in boldface are new products introduced since publication of the previous Burr-Brown IC Data Book.

| ANALOG MULTIPLEXERS |  |  |  |  |  |  | Boldface $=$ NEW |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Description | Model | Channels | Input <br> Range <br> (V) | On Resistance $\max (\Omega)$ | Settling Time (to 0.01\%) | Temp Range ${ }^{(1)}$ | $\mathbf{P k g}{ }^{(2)}$ | Page |
| Protected Inputs | HI3-0506A-5 | 16-channel single ended | $\pm 15$ | 1.8k | $3.5 \mu \mathrm{~s}$ | Com | 28-p PDIP | 7-3 |
|  | H11-0506A-5 | 16-channel single ended | $\pm 15$ | 1.8k | $3.5 \mu \mathrm{~s}$ | Com | 28-p CDIP | 7-3 |
|  | HI1-0506A-2 | 16-channel single ended | $\pm 15$ | 1.5k | $3.5 \mu \mathrm{~s}$ | Mil | 28-p CDIP | 7-3 |
|  | HI3-0507A-5 | 8-channel differential | $\pm 15$ | 1.8k | $3.5 \mu \mathrm{~s}$ | Com | 28-p PDIP | 7-3 |
|  | HI1-0507A-5 | 8 -channel differential | $\pm 15$ | 1.8k | $3.5 \mu \mathrm{~s}$ | Com | 28-p CDIP | 7-3 |
|  | HI1-0507A-2 | 8-channel differential | $\pm 15$ | 1.5k | $3.5 \mu \mathrm{~s}$ | Mil | 28-p CDIP | 7-3 |
|  | HI3-0508A-5 | 8-channel single ended | $\pm 15$ | 1.8k | $3.5 \mu \mathrm{~s}$ | Com | 16-p PDIP | 7-13 |
|  | HI1-0508A-5 | 8-channel single ended | $\pm 15$ | 1.8k | $3.5 \mu \mathrm{~s}$ | Com | 16-p CDIP | 7-13 |
|  | HI1-0508A-2 | 8-channel single ended | $\pm 15$ | 1.5k | $3.5 \mu \mathrm{~s}$ | Mil | 16-p CDIP | 7-13 |
|  | HI3-0509A-5 | 4-channel differential | $\pm 15$ | 1.8k | $3.5 \mu \mathrm{~s}$ | Com | 16-p PDIP | 7-13 |
|  | HI1-0509A-5 | 4-channel differential | $\pm 15$ | 1.8k | $3.5 \mu \mathrm{~s}$ | Com | 16-p CDIP | 7-13 |
|  | HI1-0509A-2 | 4-channel differential | $\pm 15$ | 1.5k | $3.5 \mu \mathrm{~s}$ | Mil | 16-p CDIP | 7-13 |
| High Speed | MPC800KG | 16 single or 8 differential | $\pm 15$ | 750 | 800ns | Com | CDIP | 7-23 |
|  | MPC800SG | 16 single or 8 differential | $\pm 15$ | 750 | 800ns | Mil | CDIP | 7-23 |
|  | MPC801KG | 8 single or 4 differential | $\pm 15$ | 750 | 800ns | Com | CDIP | 7-30 |
|  | MPC801SG | 8 single or 4 differential | $\pm 15$ | 750 | 800ns | Mil | CDIP | 7-30 |

NOTES: (1) Temperature Range: $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Mil $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) $\mathrm{CDIP}=$ Ceramic DIP, $\mathrm{PDIP}=$ Plastic DIP.

## MODELS STILL AVAILABLE BUT NOT FEATURED IN THIS BOOK

MPC16S
MPC4D
MPC8S
MPC8D


HI-506A HI-507A

MILITARY \& DIE<br>VERSIONS<br>AVAILABLE

## Single-Ended 16-Channel/Differential 8-Channel CMOS ANALOG MULTIPLEXERS

## FEATURES

- ANALOG OVERVOLTAGE PROTECTION: 7OVp-p
- NO CHANNEL INTERACTION DURING OVERVOLTAGE
- ESD RESISTANT
- BREAK-BEFORE-MAKE SWITCHING
- ANALOG SIGNAL RANGE: $\pm 15 \mathrm{~V}$
- STANDBY POWER: 7.5mW typ
- true second source


## DESCRIPTION

The HI-506A is a 16 -channel single-ended analog multiplexer and the $\mathrm{HI}-507 \mathrm{~A}$ is an 8 -channel differential multiplexer.
The HI-506A and HI-507A multiplexers have input overvoltage protection. Analog input voltages may exceed either power supply voltage without damaging the device or disturbing the signal path of other channels. The protection circuitry assures that signal fidelity is maintained even under fault conditions that would destroy other multiplexers. Analog inputs can withstand 70 Vp -p signal levels and standard ESD tests. Signal sources are protected from short circuits should multiplexer power loss occur; each input presents a $1 \mathrm{k} \Omega$ resistance under this condition. Digital inputs can also sustain continuous faults up to 4 V greater than either supply voltage.
These features make the $\mathrm{HI}-506 \mathrm{~A}$ and $\mathrm{HI}-507 \mathrm{~A}$ ideal for use in systems where the analog signals orginate from external equipment or separately powered sources.
The HI-506A and HI-507A are fabricated with BurrBrown's dielectrically isolated CMOS technology. The multiplexers are available in a hermetic ceramic DIP or plastic DIP. Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$ and military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ versions are available.

FUNCTIONAL DIAGRAMS


SPECIFICATIONS

## ELECTRICAL

Supplies $=+15 \mathrm{~V},-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}(\mathrm{P} \cap 13)=$ Open, $\mathrm{V}_{\mathrm{AH}}($ Logic Level High $)=+4 \mathrm{OV}, \mathrm{V}_{\mathrm{AL}}($ Logic Level Low $)=+0.8 \mathrm{~V}$ unless otherwise specified.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{TEMP} \& \multicolumn{3}{|r|}{HI-506A-2/HI-507A-2} \& \multicolumn{3}{|l|}{HI-506A-5/HI-507A-5} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline \begin{tabular}{l}
ANALOG CHANNEL CHARACTERISTICS \\
\(V_{\mathrm{S}}\), Analog Signal Range \\
Ron, On Resistance \({ }^{\text {(1) }}\) \\
Is (OFF), Off Input Leakage Current \\
Io (OFF), Off Output Leakage Current
HI-506A
HI-507A \\
Io (OFF) with Input Overvoltage Applied \({ }^{(2)}\) \\
Io (ON), On Channel Leakage Current
\[
\begin{aligned}
\& \mathrm{HI}-506 \mathrm{~A} \\
\& \mathrm{HI}-507 \mathrm{~A}
\end{aligned}
\] \\
\(I_{\text {diff }}\) Differential Off Output Leakage Current (HI-507A Only)
\end{tabular} \& \[
\begin{aligned}
\& \text { Full } \\
\& +25^{\circ} \mathrm{C} \\
\& \text { Full } \\
\& +25^{\circ} \mathrm{C} \\
\& \text { Full } \\
\& +25^{\circ} \mathrm{C} \\
\& \text { Full } \\
\& \text { Full } \\
\& +25^{\circ} \mathrm{C} \\
\& \text { Full } \\
\& +25^{\circ} \mathrm{C} \\
\& \text { Full } \\
\& \text { Full } \\
\& \text { Full }
\end{aligned}
\] \& -15 \& \[
\begin{aligned}
\& 12 \\
\& 15 \\
\& 003 \\
\& 01 \\
\& \\
\& 40 \\
\& 01
\end{aligned}
\] \& \[
\begin{gathered}
+15 \\
15 \\
18 \\
50 \\
\\
300 \\
200 \\
20 \\
20 \\
300 \\
200 \\
50
\end{gathered}
\] \& -15 \& \[
\begin{gathered}
15 \\
18 \\
003 \\
01 \\
\\
40 \\
01
\end{gathered}
\] \& \begin{tabular}{l}
\(+15\) \\
18 \\
20 \\
50 \\
300 \\
200 \\
300 \\
200 \\
50
\end{tabular} \& \begin{tabular}{l}
V \\
k \(\Omega\) \\
k \(\Omega\) \\
nA \\
nA \\
nA \\
nA \\
nA \\
nA \\
\(\mu \mathrm{A}\) \\
nA \\
nA \\
nA \\
nA
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL INPUT CHARACTERISTICS \\
\(V_{A L}\) Input Low Threshold TTL Drive \\
\(V_{\text {AH, }}\) Input High Threshold \({ }^{(3)}\) \\
\(V_{\text {AL }}\) MOS Drive \({ }^{(4)}\) \\
\(V_{A H}\) \\
\(I_{A}\), Input Leakage Current (High or Low) \({ }^{(5)}\)
\end{tabular} \& \[
\begin{gathered}
\text { Full } \\
\text { Full } \\
+25^{\circ} \mathrm{C} \\
+25^{\circ} \mathrm{C} \\
\text { Full }
\end{gathered}
\] \& \[
\begin{aligned}
\& 40 \\
\& 60
\end{aligned}
\] \& \& \[
\begin{aligned}
\& 08 \\
\& 08 \\
\& 10
\end{aligned}
\] \& \[
\begin{aligned}
\& 40 \\
\& 60
\end{aligned}
\] \& \& \[
\begin{aligned}
\& 08 \\
\& 08 \\
\& 10
\end{aligned}
\] \& \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mathrm{~V} \\
\mathrm{~V} \\
\mu \mathrm{~A}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
SWITCHING CHARACTERISTICS \\
\(\mathrm{t}_{\mathrm{A}}\), Access Time \\
topen, Break-Before-Make Delay ton (EN), Enable Delay (ON) \\
toff (EN), Enable Delay (OFF) \\
Settlıng Time (0 1\%)
(0 01\%) \\
"OFF Isolation"(6) \\
Cs (OFF), Channel Input Capacitance \\
\(\mathrm{C}_{\mathrm{D}}\) (OFF), Channel Output Capacitance HI-506A HI-507A \\
\(\mathrm{C}_{\mathrm{A}}\), Digital Input Capacitance \\
Cos (OFF), Input to Output Capacitance
\end{tabular} \& \[
\begin{aligned}
\& +25^{\circ} \mathrm{C} \\
\& \text { Full } \\
\& +25^{\circ} \mathrm{C} \\
\& +25^{\circ} \mathrm{C} \\
\& \text { Full } \\
\& +25^{\circ} \mathrm{C} \\
\& \text { Full } \\
\& +25^{\circ} \mathrm{C} \\
\& +25^{\circ} \mathrm{C} \\
\& +25^{\circ} \mathrm{C} \\
\& +25^{\circ} \mathrm{C} \\
\& +25^{\circ} \mathrm{C} \\
\& +25^{\circ} \mathrm{C} \\
\& +25^{\circ} \mathrm{C} \\
\& +25^{\circ} \mathrm{C}
\end{aligned}
\] \& 25

50 \& $$
\begin{gathered}
05 \\
\\
80 \\
300 \\
\\
300 \\
\\
12 \\
35 \\
68 \\
5 \\
50 \\
25 \\
5 \\
01
\end{gathered}
$$ \& \[

$$
\begin{gathered}
10 \\
\\
500 \\
1000 \\
500 \\
1000
\end{gathered}
$$
\] \& 25

50 \& $$
\begin{gathered}
05 \\
80 \\
300 \\
\\
300 \\
\\
12 \\
35 \\
68 \\
5 \\
50 \\
25 \\
5 \\
0
\end{gathered}
$$ \& \[

$$
\begin{gathered}
10 \\
1000 \\
1000
\end{gathered}
$$
\] \&  <br>

\hline | POWER REQUIREMENTS |
| :--- |
| PD, Power Dissipation |
| $1+$, Current Pin $1^{(7)}$ |
| 1-, Current Pin $27^{(7)}$ | \& | Full |
| :--- |
| Full |
| Full | \& \& \[

$$
\begin{gathered}
75 \\
05 \\
002
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& 20 \\
& 10
\end{aligned}
$$

\] \& \& \[

$$
\begin{gathered}
75 \\
05 \\
002
\end{gathered}
$$
\] \& 20

10 \& $$
\begin{aligned}
& \mathrm{mW} \\
& \mathrm{~mA} \\
& \mathrm{~mA}
\end{aligned}
$$ <br>

\hline
\end{tabular}

NOTES (1) $\mathrm{V}_{\text {OUt }}= \pm 10 \mathrm{~V}$, lout $=-100 \mu \mathrm{~A}$ (2) Analog overvoltage $= \pm 33 \mathrm{~V}$ (3) To drive from DTL/TTL circuits $1 \mathrm{k} \Omega$ pull-up resistors to +50 V supply are recommended (4) $V_{R E F}=+10 \mathrm{~V}$ (5) Digital input leakage is primarily due to the clamp diodes Typical leakage is less than 1 nA at $25^{\circ} \mathrm{C}$ (6) $\mathrm{V}_{E N}=08 \mathrm{~V}$, $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=7 \mathrm{Vrms}, f=100 \mathrm{kHz}$ Worst-case isolation occurs on channel 4 due to proximity of the output pins (7) $V_{E N}, V_{A}=0 \mathrm{~V}$ or 40 V

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Voltage between supply pins................................ 44 V |  |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{REF}}$ to ground, $\mathrm{V}+$ to ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 V |  |
| V - to ground .............................. ......... ...... $25 .$. |  |
| Digital input overvoltage |  |
|  |  |
| $V_{\text {supply }}(-)$ <br> or 20 mA , whichever occurs first | -4V |
| Analog input overvoltage |  |
| $\mathrm{V}_{\text {s }} \mathrm{V}_{\text {supply }}(+)$ | +20V |
| $V_{\text {SUPPLY }}(+)$ | -20V |
| Contınuous current, S or D | 20 mA |
|  |  |
| Power dissipation* . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 0W |  |
| Operating temperature range |  |
| HI-506A/507A-2 ............................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| HI-506A/507A-5................................... $0^{\circ} \mathrm{C}$ 的 $+75^{\circ} \mathrm{C}$ |  |
|  |  |
| *Derate $200 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ |  |

NOTES 1 Absolute maximum ratıngs are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired Functional operation under any of these conditions is not necessarily implied

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| +V $\mathrm{V}_{\text {SUPPLY }}$ | 1 | 28 | Out | + $\mathrm{V}_{\text {SUPPLY }}$ | 1 | 28 | Out A |
| NC | 2 | 27 | $-V_{\text {SUPPLY }}$ | Out B | 2 | 27 | $-V_{\text {SUPPLY }}$ |
| NC | 3 | 26 | $\ln 8$ | NC | 3 | 26 | $\ln 8 \mathrm{~A}$ |
| In 16 | 4 | 25 | $\ln 7$ | In 8B | 4 | 25 | $\ln 7 \mathrm{~A}$ |
| In 15 | 5 | 24 | $\ln 6$ | In 7B | 5 | 24 | $\ln 6 \mathrm{~A}$ |
| In 14 | 6 | 23 | $\ln 5$ | In 6B | 6 | 23 | $\ln 5 \mathrm{~A}$ |
| In 13 | 7 | 22 | $\ln 4$ | In 5B | 7 | 22 | $\ln 4 \mathrm{~A}$ |
| In 12 | 8 | 21 | $\ln 3$ | In 4B | 8 | 21 | $\ln 3 A$ |
| In 11 | 9 | 20 | $\ln 2$ | In 3B | 9 | 20 | $\ln 2 A$ |
| In 10 | 10 | 19 | $\ln 1$ | In 2B | 10 | 19 | in 1A |
| in 9 | 11 | 18 | Enable | $\ln 1 \mathrm{~B}$ | 11 | 18 | Enable |
| Ground | 12 | 17 | Address $\mathrm{A}_{0}$ | Ground | 12 | 17 | Address $\mathrm{A}_{0}$ |
| $V_{\text {REF }}$ | 13 | 16 | Address $\mathrm{A}_{1}$ | $V_{\text {fef }}$ | 13 | 16 | Address $A_{1}$ |
| Address $\mathrm{A}_{3}$ | 14 |  | Address $\mathrm{A}_{2}$ | NC |  | 15 | Address $\mathrm{A}_{2}$ |
| HI1-506A (ceramic) |  |  |  | HI1-507A (ceramic) |  |  |  |
|  |  |  |  | HI3-507A (plastic) |  |  |  |

MECHANICALS
position within $0010^{\prime \prime}$ ( 025 mm ) R at MMC at seatıng plane

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 1360 | 1470 | 3454 | 3734 |
| B | 500 | 550 | 1270 | 1397 |
| C | -- | 200 | -- | 508 |
| D | 015 | 021 | 038 | 053 |
| F | 030 | 070 | 076 | 178 |
| G | 100 BASIC |  | 254 BASIC |  |
| H | 030 | 095 | 076 | 241 |
| J | 007 | 013 | 018 | 033 |
| K | 100 | -- | 254 | -- |
| L | 600 BASIC |  | 1524 BASIC |  |
| M | -- | $15^{\circ}$ | -- | $15^{\circ}$ |
| N | 020 | 090 | 051 | 229 |



|  | INCHES |  | MILLIMETERS |  |  |
| :---: | ---: | ---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 1350 | 1450 | 3429 | 3683 |  |
| B | 520 | 575 | 1321 | 1461 |  |
| C | 169 | 224 | 429 | 570 |  |
| D | 015 | 023 | 038 | 058 |  |
| F | 043 | 062 | 109 | 157 |  |
| G | 100 BASIC |  | 254 BASIC |  |  |
| H | 030 | 090 | 076 | 229 |  |
| J | 008 | 015 | 020 | 038 |  |
| K | 100 | 150 | 254 |  | 381 |
| L | 600 BASIC |  | 1524 BASIC |  |  |
| M | $0^{\circ}$ |  | $15^{\circ}$ | $0^{\circ}$ | $15^{\circ}$ |
| N | 018 |  | 040 | 046 |  |

NOTE Leads in true position within $0010^{\prime \prime}$ ( 025 mm ) R at MMC at seatıng plane
Pin numbers are shown for reference only numbers may not be marked on package

CASE Plastıc
MATING
CONNECTOR 2803MC
WEIGHT 43 grams
( 0 150z)

ORDERING INFORMATION

|  | Model | Package | Temperature <br> Range |
| :--- | :---: | :---: | :---: |
| HI3-0506A-5 | 28-Pin Plastıc DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 16-Channel Single-Ended |
| HI1-0506A-5 | 28-Pın Ceramic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 16-Channel Single-Ended |
| HI1-0506A-2 | 28-Pın Ceramic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Channel Single-Ended |
| HI3-0507A-5 | 28-Pın Plastıc DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 8-Channel Differentıal |
| HI1-0507A-5 | 28-Pın CeramıC DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 8-Channel Differentıal |
| HI1-0507A-2 | 28-Pın Ceramic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Channel Differentıal |

See text for detalls

| Model | Package | Temperature <br> Range | Burn-In Temp. <br> $(160 \text { Hours) })^{\prime \prime}$ |
| :---: | :---: | :---: | :---: |
| HI3-0506A-5-BI | 28-Pın Plastıc DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| $H I 1-0506 \mathrm{~A}-5-\mathrm{BI}$ | 28-Pın CeramıC DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| $H I 1-0506 \mathrm{~A}-2-\mathrm{BI}$ | 28-Pın CeramıC DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| $H I 3-0507 \mathrm{~A}-5-\mathrm{BI}$ | 28-Pın Plastıc DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| $H I 110507 \mathrm{~A}-5-\mathrm{BI}$ | 28-Pın Ceramic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| $H I 1-0507 \mathrm{~A}-2-\mathrm{BI}$ | 28-Pın Ceramıc DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |

NOTE (1) Or equivalent combination of time and temperature

## DISCUSSION OF PERFORMANCE

## DC CHARACTERISTICS

The static or DC transfer accuracy of transmitting the multiplexer input voltage to the output depends on the channel ON resistance ( $\mathrm{R}_{\mathrm{ON}}$ ), the load impedance, the source impedance, the load bias current and the multiplexer leakage current.

## Single-Ended Multiplexer Static Accuracy

The major contributors to static transfer accuracy for single-ended multiplexers are:

Source resistance loading error
Multiplexer ON resistance error
DC offset error caused by both load bias current and multiplexer leakage current.

## Resistive Loading Errors

The source and load impedances will determine the input resistive loading errors. To minimize these errors:

- Keep loading impedance as high as possible. This minimizes the resisitive loading effects of the source resistance and multiplexer ON resistance. As a guideline, load impedances of $10^{8} \Omega$ or greater will keep resistive loading errors to $0.002 \%$ or less for $1000 \Omega$ source impedances. A $10^{6} \Omega$ load impedance will increase source loading error to $0.2 \%$ or more.
- Use sources with impedances as low as possible. A $1000 \Omega$ source resistance will present less than $0.001 \%$ loading error and $10 \mathrm{k} \Omega$ source resistance will increase source loading error to $0.01 \%$ with a $10^{8}$ load impedance.
Input resistive loading errors are determined by the following relationship: (see Figure 1)
Source and Multiplexer Resistive Loading Error

$$
\epsilon_{\left(\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{ON}}\right)}=\frac{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{ON}}}{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{ON}}+\mathrm{R}_{\mathrm{L}}} \times 100 \%
$$

where $R_{S}=$ source resistance
$\mathrm{R}_{\mathrm{L}}=$ load resistance
$\mathrm{R}_{\mathrm{ON}}=$ multiplexer ON resistance


FIGURE 1. HI-506A Static Accuracy Equivalent Circuit.

## Input Offset Voltage

Bias current generates an input OFFSET voltage as a result of the IR drop across the multiplexer ON resistance and source resistance. A load bias current of 10 nA will
generate an offset voltage of $20 \mu \mathrm{~V}$ if a $1 \mathrm{k} \Omega$ source is used. In general, for the HI-506A, the OFFSET voltage at the output is determined by:

$$
\mathrm{V}_{\text {OH:III }}=\left(\mathrm{I}_{\mathrm{B}}+\mathrm{I}_{\mathrm{L}}\right)\left(\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\mathrm{S}}\right)
$$

where $I_{B}=$ Bias current of device multiplexer is driving
$\mathrm{I}_{\mathrm{I}}=$ Multiplexer leakage current
$\mathrm{R}_{() \backslash}=$ Multiplexer ON resistance
$R_{\checkmark}=$ Source resistance

## Differential Multiplexer Static Accuracy

Static accuracy errors in a differential multiplexer are difficult to control, especially when it is used for multiplexing low-level signals with full-scale ranges of 10 mV to 100 mV .

The matching properties of the multiplexer, source and output load play a very important part in determining the transfer accuracy of the multiplexer. The source impedance unbalance, common-mode impedance, load bias current mismatch, load differenital impedance mismatch, and common-mode impedance of the load all contribute errors to the multiplexer. The multiplexer ON resistance mismatch, leakage current mismatch and ON resistance also contribute to differenital errors.
Referring to Figure 2, the effects of these errors can be minimized by following the general guidelines described in this section, especially for low-level multiplexing applications.


FIGURE 2. HI-507A Static Accuracy Equivalent Circuit.

## Load (Output Device) Characteristics

- Use devices with very low bias current. Generally, FET input amplifiers should be used for low-level signals less than 50 mV FSR. Low bias current bipolar input amplifiers are acceptable for signal ranges higher than 50 mV FSR. Bias current matching will determine the input offset.
- The system DC common-mode rejection (CMR) can never be better than the combined CMR of the multiplexer and driven load. System CMR will be less than the device which has the lower CMR figure.
- Load impedances, differential and common-mode, should be $10^{10} \Omega$ or higher.


## Source Characteristics

- The source impedance unbalance will produce offset, common-mode and channel-to-channel gain-scatter errors. Use sources which do not have large impedance unbalances if at all possible.
- Keep source impedances as low as possible to minimize resitive loading errors.
- Minimize ground loops. If signal lines are shielded, ground all shields to a common point at the system analog common.
If the $\mathrm{HI}-507 \mathrm{~A}$ is used for multiplexing high-level signals of IV to 10 V full-scale ranges, the foregoing precautions should still be taken, but the parameters are not as critical as for low-level signal applications.


## DYNAMIC CHARACTERISTICS

## Settling Time

The gate-to-source and gate-to-drain capacitance of the CMOS FET switches, the RC time constants of the source and the load determine the settling time of the multuplexer
Governed by the charge transfer relation $i=C(d V / d t)$, the charge currents transferred to both load and source by the analog switches are determined by the amplitude and rise time of the signal driving the CMOS FET switches and the gate-to-drain and gate-to-source junction capacitances as shown in Figures 3 and 4. Using this relationship, one can see that the amplitude of the switching transients seen at the source and load decrease


FIGURE 3. Settling Time Effects-HI-506A.
proportionally as the capacitance of the load and source increase. The tradeoff for reduced switching transient amplitude is increased settling time. In effect, the amplitude of the transients seen at the source and load are:

$$
d V_{1 .}=(i / C) d t
$$

where $\mathrm{i}=\mathrm{C}(\mathrm{dV} / \mathrm{dt})$ of the CMOS FET switches

$$
\mathrm{C}=\text { load or source capacitance }
$$

The source must then redistribute this charge, and the effect of source resistance on settling time is shown in the Typical Performance Curves. This graph shows the settling time for a 20 V step change on the input. The


FIGURE 4. Settling and Common-Mode Effects-HI-507A.
settling time for smalier step changes on the input will be less than that shown in the curve.

## Switching Time

This is the tıme required for the CMOS FET to turn ON after a new digital code has been applied to the Channel Address inputs. It is measured from the 50 percent point of the address input signal to the 90 percent point of the analog signal seen at the output for a 10 V signal change between channels.

## Crosstalk

Crosstalk is the amount of signal feedthrough from the seven (HI-507A) or 15 (HI-506A) OFF channels appearing at the multiplexer output. Crosstalk is caused by the voltage divider effect of the OFF channel, OFF resistance and junction capacitances in series with the $R_{O \wedge}$ and $R_{s}$ impedances of the ON channel. Crosstalk is measured with a 20 V p-p 1000 Hz sine wave applied to all OFF channels. The crosstalk for these multiplexers is shown in the Typical Performance Curves.

## Common-Mode Rejection (HI-507A Only)

The matching properties of the load, multiplexer and source affect the common-mode rejection (CMR) capability of a differentially multiplexed system. CMR is the ability of the multiplexer and input amplifier to reject ugnals that are common to both inputs, and to pas on only the stgnal difference to the output. For the HI-507A protection is provided for common-mode signals of $\pm 20 \mathrm{~V}$ above the power supply voltages with no damage to the analog switches.
The CMR of the HI-507A and Burr-Brown's INAllo Instrumentation Amplifier $(G=100)$ is 110 dB at DC to 10 Hz with a $6 \mathrm{~dB} /$ octave rolloff to 70 dB at 1000 Hz . This measurement of CMR is shown in the Typical Performance Curves and is made with a Burr-Brown INAll0 Instrumentation Amplifier connected for gains of 500, 100 , and 10.

Factors which will degrade multiplexer and system DC CMR are:

- Amplifier bias current and differential impedance mismatch
- Load impedance mismatch
- Multiplexer impedance and leakage current mismatch
- Load and source common-mode impedance

AC CMR rolloff is determined by the amount of commonmode capacitances (absolute and mismatch) from each signal line to ground. Larger capacitances will limit CMR at higher frequencies; thus, if good CMR is desired at higher frequencies, the common-mode capacitances and unbalance of signal ines and multiplexer to amplifier wiring must be minimized. Use twisted-shielded pair signal lines wherever possible.

TYPICAL DYNAMIC PERFORMANCE CURVES
Typical at $+25^{\circ} \mathrm{C}$ unless otherwise noted


SETTLING TIME VS SOURCE RESISTANCE


COMBINED CMR VS FREQUENCY


## SWITCHING WAVEFORMS

Typical at $+25^{\circ} \mathrm{C}$ unless otherwise noted


SWITCHING WAVEFORMS (CONT)


PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS
Unless otherwise specified $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=+4 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=08 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{REF}}=\mathrm{Open}$


PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (CONT)



## INSTALLATION AND OPERATING INSTRUCTIONS

The ENABLE input, pin 18, is included for expansion of the number of channels on a single node as illustrated in Figure 5. With ENABLE line at a logic 1, the channel is selected by the 3 -bit (HI-507A) or 4-bit (HI-506A) Channel Select Address (shown in the Truth Tables). If FNABLF is at logic 0 , all channels are turned OFF, even if the Channel Address Lines are active. If the ENABLE line is not to be used, simply tie it to $+V$ supply.
If the +15 V and or -15 V supply voltage is absent or shorted to ground, the $\mathrm{HI}-507 \mathrm{~A}$ and $\mathrm{HI}-506 \mathrm{~A}$ multiplexers will not be damaged; however, some signal feedthrough to the output will occur. Total package power dissipation must not be exceeded.
For best settling speed, the input wiring and interconnections between multıplexer output and driven devices should be kept as short as possible. When driving the digital inputs from TTL, open collector output with pullup resistors are recommended (see Typical Performance Curves, Access Time).
To preserve common-mode rejection of the $\mathrm{HI}-507 \mathrm{~A}$, use twisted-shielded pair wire for signal lines and inter-tier connections and/or multiplexer output lines. This will
help common-mode capacitance balance and reduce ttray signal pickup. It shields are used, all shields should be connected as close as possible to system analog common or to the common-mode guard driver.


FIGURF 5. 32- to 64-Channel, Single-Tier Expansion.

## CHANNEL EXPANSION

## Single-Ended Multiplexer (HI-506A)

Up to 64 channels (four multiplexers) can be connected to a single node, or up to 256 channels using $17 \mathrm{HI}-$ 506A multiplexers on a two-tiered structure as shown in Figures 5 and 6.

## Differential Multiplexer (HI-507A)

Single or multitiered configurations can be used to expand multiplexer channel capacity up to 64 channels using a $64 \times 1$ or an $8 \times 8$ configuration.

## Single-Node Expansion

The $64 \times 1$ configuration is simply eight (HI-507A) units tied to a single node. Programming is accomplished with a 6-bit counter, using the 3 LSBs of the counter to control Channel Address inputs $\mathrm{A}_{0}, \mathrm{~A}_{1}$ and $\mathrm{A}_{2}$ and the 3 MSBs of the counter to drive an 8 -of-1 decoder. The 8 -of-1 decoder then is used to drive the ENABLE inputs (pin 18) of the HI-507A multiplexers.

## Two-Tier Expansion

Using an $8 \times 8$ two-tier structure for expansion to 64 channels, the programming is simplified. The 6-bit counter output does not require an 8 -of-1 decoder. The 3 LSBs of the counter drive the $\mathrm{A}_{0}, \mathrm{~A}_{1}$ and $\mathrm{A}_{2}$ inputs of the eight first-tier multiplexers and the 3 MSBs of the counter are applied to the $A_{0}, A_{1}$ and $A_{2}$ inputs of the second-tier multiplexer.

## Single vs Multitiered Channel Expansion

In addition to reducing programming complexity, twotier configuration offers the added advantages over single-node expansion of reduced OFF channel current leakage (reduced OFFSET), better CMR, and a more reliable configuration if a channel should fail ON in the single-node configuration, data cannot be taken from any channel, whereas only one channel group is failed (8 or 16 ) in the multitiered configuration.


FIGURE 6. Channel Expansion Up to 256 Channels Using $16 \times 16$ Two-Tiered Expansion.

## BURN-IN SCREENING

Burn-in screening is an option available for both plastic and ceramic package CMOS HI-050XA analog multiplexers. Burn-in duration is 160 hours at the temperature (or equivalent combination of time and temperature) indicated below:

$$
\begin{array}{lr}
\text { Plastic "-BI" models: } & +85^{\circ} \mathrm{C} \\
\text { Ceramic "-BI" models: } & +125^{\circ} \mathrm{C}
\end{array}
$$

All units are $100 \%$ electrically tested after burn-in is completed. To order burn-in, add "-BI" to the base model number.

MILITARY \& DIE<br>VERSIONS AVAILABLE

## Single-Ended 8-Channel/Differential 4-Channel CMOS ANALOG MULTIPLEXERS

## FEATURES

- ANALOG OVERVOLTAGE PROTECTION: 70Vp-p
- NO CHANNEL INTERACTION DURING OVERVOLTAGE
- ESD RESISTANT
- BREAK-BEFORE-MAKE SWITCHING
- ANALOG SIGNAL RANGE: $\pm 15 \mathrm{~V}$
- STANDBY POWER: 7.5mW typ
- TRUE SECOND SOURCE


## DESCRIPTION

The HI-508A is an 8-channel single-ended analog multiplexer and the HI-509A is a 4 -channel differential multiplexer.
The HI-508A and HI-509A multiplexers have input overvoltage protection. Analog input voltages may exceed either power supply voltage without damaging the device or disturbing the signal path of other channels. The protection circuitry assures that signal fidelity is maintained even under fault conditions that would destroy other multiplexers. Analog inputs can withstand $70 \mathrm{Vp}-\mathrm{p}$ signal levels and standard ESD tests. Signal sources are protected from short circuits should multiplexer power loss occur; each input presents a $1 \mathrm{k} \Omega$ resistance under this condition. Digital inputs can also sustain continuous faults up to 4 V greater than either supply voltage.

These features make the HI-508A and HI-509A ideal for use in systems where the analog signals originate from external equipment or separately powered sources.
The HI-508A and HI-509A are fabricated with BurrBrown's dielectrically isolated CMOS technology. The multiplexers are available in a hermetic ceramic DIP or plastic DIP. Commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+75^{\circ} \mathrm{C}\right)$ and military $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ versions are available.

FUNCTIONAL DIAGRAMS


## SPECIFICATIONS

## electrical

Supplies $=+15 \mathrm{~V},-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}$ (Logic Level HIgh) $=+40 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}($ Logic Level Low $)=+08 \mathrm{~V}$ unless otherwise specified

| PARAMETER | TEMP | HI-508/HI-509A-2 |  |  | HI-508/HI-509A-5 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ANALOG CHANNEL CHARACTERISTICS <br> $\mathrm{V}_{\mathrm{s}}$, Analog Signal Range <br> Ron, On Resistance ${ }^{(1)}$ <br> Is (OFF), Off Input Leakage Current <br> $I_{D}$ (OFF), Off Output Leakage Current HI-508A <br> HI-509A <br> ID (OFF) with Input Overvoltage Applied ${ }^{(2)}$ <br> Io (ON), On Channel Leakage Current $\begin{aligned} & \text { HI-508A } \\ & \text { HI-509A } \end{aligned}$ <br> Idiff Differentıal Off Output Leakage Current (HI-509A Only) | $\begin{gathered} \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ \text { Full } \\ \text { Full } \end{gathered}$ | -15 | $\begin{gathered} 12 \\ 15 \\ 003 \\ 01 \\ \\ 40 \\ 01 \end{gathered}$ | $\begin{gathered} +15 \\ 15 \\ 18 \\ 50 \\ 200 \\ 100 \\ 20 \\ 200 \\ 200 \\ 100 \\ 50 \end{gathered}$ | -15 | $\begin{gathered} 15 \\ 18 \\ 003 \\ 01 \\ \\ 40 \\ 01 \end{gathered}$ | $\begin{aligned} & +15 \\ & 18 \\ & 20 \\ & 50 \\ & \\ & 200 \\ & 100 \\ & \\ & 200 \\ & 100 \\ & 50 \end{aligned}$ | V <br> $\mathrm{k} \Omega$ <br> $k \Omega$ <br> nA <br> nA <br> nA <br> nA <br> nA <br> nA <br> $\mu \mathrm{A}$ <br> nA <br> nA <br> nA <br> nA |
| DIGITAL INPUT CHARACTERISTICS <br> $V_{\text {AL }}$, Input Low Threshold $V_{A H}$, Input High Threshold ${ }^{(3)}$ <br> $\mathrm{I}_{\mathrm{A}}$, Input Leakage Current (High or Low) ${ }^{(4)}$ | Full <br> Full <br> Full | 40 |  | $\begin{aligned} & 08 \\ & 10 \end{aligned}$ | 40 |  | $\begin{aligned} & 08 \\ & 10 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| SWITCHING CHARACTERISTICS <br> $\mathrm{t}_{\mathrm{A},}$ Access Time <br> topen, Break-Before-Make Delay ton (EN), Enable Delay (ON) <br> toff (EN), Enable Delay (OFF) <br> Settling Time ( 0 1\%) <br> ( 0 01\%) <br> "OFF Isolation" ${ }^{(5)}$ <br> Cs (OFF), Channel Input Capacitance <br> $\mathrm{C}_{0}$ (OFF), Channel Output Capacitance HI-508A HI-509A <br> $\mathrm{C}_{\mathrm{A}}$, Digital Input Capacitance <br> Cos (OFF), Input to Output Capacitance | $\begin{gathered} +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ \text { Full } \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \end{gathered}$ | 25 50 | $\begin{gathered} 05 \\ \\ 80 \\ 300 \\ \\ 300 \\ \\ 12 \\ 35 \\ 68 \\ 5 \\ 25 \\ 12 \\ 5 \\ 01 \end{gathered}$ | $\begin{gathered} 10 \\ \\ 500 \\ 1000 \\ 500 \\ 1000 \end{gathered}$ | 25 50 | 05 80 300 300 12 35 68 5 25 12 5 01 | $\begin{gathered} 10 \\ 1000 \\ 1000 \end{gathered}$ |  |
| POWER REQUIREMENTS <br> Po, Power Dissipation <br> I + , Current ${ }^{(6)}$ <br> 1-, Current ${ }^{(6)}$ | Full <br> Full <br> Full |  | $\begin{gathered} 75 \\ 05 \\ 002 \end{gathered}$ | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ |  | $\begin{gathered} 75 \\ 05 \\ 002 \end{gathered}$ | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |

NOTES (1) $\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}$, lout $=-100 \mu \mathrm{~A}$ (2) Analog overvoltage $= \pm 33 \mathrm{~V}$ (3) To drive from DTL/TTL circuits, $1 \mathrm{k} \Omega$ pull-up resistors to +50 V supply are recommended (4) Digital input leakage is primarily due to the clamp diodes Typical leakage is less than 1 nA at $25^{\circ} \mathrm{C}$ (5) $V_{E N}=08 \mathrm{~V}, R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}$, $\mathrm{V}_{\mathrm{s}}=7 \mathrm{Vrms}, \mathrm{f}=100 \mathrm{kHz}$ Worst-case isolation occurs on channel 4 due to proximity of the output pins (6) $\mathrm{V}_{\mathrm{EN}}, \mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}$ or 40 V

## TRUTH TABLES

HI-508A

| $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\boldsymbol{A}_{\mathbf{0}}$ | EN | "ON" |
| :---: | :---: | :---: | :---: | :---: |
| CHANNEL |  |  |  |  |

HI-509A

| $A_{\mathbf{1}}$ | A $_{\mathbf{0}}$ | EN | "ON" <br> CHANNEL <br> PAIR |
| :---: | :---: | :---: | :---: |
| $X$ | $X$ | $L$ | None |
| $L$ | $L$ | $H$ | 1 |
| $L$ | $H$ | $H$ | 2 |
| $H$ | $L$ | $H$ | 3 |
| $H$ | $H$ | $H$ | 4 |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Voltage between supply pıns... ................................ . 44 V |  |
| :---: | :---: |
| $\mathrm{V}+$ to ground | 22 V |
| V - to ground .............................................. 25.25 |  |
| Digital input overvoltage $\mathrm{V}_{\text {EN }}, \mathrm{V}_{\text {A }}$ | , $\mathrm{V}_{\text {A }} \mathrm{V}_{\text {SUPPLY }}(+) \ldots \ldots \ldots \ldots \ldots . .$. |
|  | $V_{\text {SUPPLY }}(-) \ldots \ldots \ldots \ldots . . . . .$. or 20 mA , whichever occurs first |
| Analog input overvoitage $\mathrm{V}_{\mathrm{s}} \mathrm{V}_{\text {S }}$ |  |
|  |  |
| Contınuous current, S or D . . . . . . . . . . . . . . . . . . . . . . . . . . 20mA |  |
| Peak current, S or D (pulsed at 1ms, 10\% duty cycle max) . . . . 40mA |  |
| Power dissipatıon*........................................ 128W |  |
| Operatıng temperature range | HI-508A/509A-2 $\ldots-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ HI-508A/509A-5 $\ldots . .0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ |
| Storage temperature range $\ldots \ldots \ldots \ldots \ldots \ldots \ldots . .6{ }^{\circ}{ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| *Derate $128 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+75^{\circ} \mathrm{C}$ |  |

NOTE (1) Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired Functional operation under any of these conditions is not necessarily implied

MECHANICAL


PIN CONFIGURATIONS


Top View


$$
\begin{aligned}
& \text { HI1-509A (ceramıc) } \\
& \text { HI3-509A (plastic) }
\end{aligned}
$$

ORDERING INFORMATION

| Model | Package | Temperature <br> Range | Description |
| :--- | :---: | :---: | :---: |
| HI3-0508A-5 | 16-Pın Plastıc DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 8-Channel Single-Ended |
| HI1-0508A-5 | 16-Pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 8-Channel Single-Ended |
| HI1-0508A-2 | 16-Pın Ceramic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Channel Single-Ended |
| HI3-0509A-5 | 16-Pın PlastıC DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 4-Channel Differentıal |
| HI1-0509A-5 | 16-Pın Ceramic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | 4-Channel Differential |
| HI1-0509A-2 | 28-Pın Ceramic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4-Channel Differential |

BURN-IN SCREENING OPTION
See text for detalls

| Model | Package | Temperature <br> Range | Burn-In Temp. <br> $(160 \text { Hours })^{\prime \prime}$ |
| :--- | :---: | :---: | :---: |
| HI3-0508A-5-BI | 16-Pın Plastıc DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| HI1-0508A-5-BI | 16-Pın CeramıC DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| $\mathrm{HI1-0506C-2-BI}$ | 16-Pın Ceramic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| $\mathrm{HI} 3-0509 \mathrm{C}-5-\mathrm{BI}$ | 16-Pin Plastic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| HI1-0509A-5-BI | 16-Pin Ceramic DIP | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| HI1-0509A-2-BI | 16-Pın Ceramıc DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |

NOTE (1) Or equivalent combination of time and temperature

## DISCUSSION OF PERFORMANCE

## DC CHARACTERISTICS

The static or DC transfer accuracy of transmitting the multiplexer input voltage to the output depends on the channel ON resistance ( $\mathrm{R}_{\mathrm{ON}}$ ), the load impedance, the source impedance, the load bias current and the multiplexer leakage current.

## Single-Ended Multiplexer Static Accuracy

The major contributors to static transfer accuracy for single-ended multiplexers are:

Source resistance loading error
Multiplexer ON resistance error
DC offset error caused by both load bias current and multiplexer leakage current.

## Resistive Loading Errors

The source and load impedances will determine the input resistive loading errors. To minimize these errors:

- Keep loading impedance as high as possible. This minimizes the resisitive loading effects of the source resistance and multiplexer ON resistance. As a guideline, load impedances of $10^{8} \Omega$ or greater will keep resistive loading errors to $0.002 \%$ or less for $1000 \Omega$ source impedances. A $10^{6} \Omega$ load impedance will increase source loading error to $0.2 \%$ or more.
- Use sources with impedances as low as possible. A $1000 \Omega$ source resistance will present less than $0.001 \%$ loading error and $10 \mathrm{k} \Omega$ source resistance will increase source loading error to $0.01 \%$ with a $10^{8}$ load impedance.
Input resistive loading errors are determined by the following relationship: (see Figure 1)

Source and Multiplexer Resistive Loading Error
$\epsilon_{\left(\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{ON}}\right)}=\frac{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{ON}}}{\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{ON}}+\mathrm{R}_{\mathrm{L}}} \times 100 \%$
where $R_{s}=$ source resistance
$\mathrm{R}_{\mathrm{L}}=$ load resistance
$\mathrm{R}_{\mathrm{ON}}=$ multiplexer ON resistance

## Input Offset Voltage

Bias current generates an input OFFSET voltage as result of the IR drop across the multiplexer ON resistance and source resistance. A load bias current of 10 nA will generate an offset voltage of $20 \mu \mathrm{~V}$ if a $1 \mathrm{k} \Omega$ source is used. In general, for the HI-508A, the OFFSET voltage at the output is determined by:

$$
\mathrm{V}_{\mathrm{OFFSET}}=\left(\mathrm{I}_{\mathrm{B}}+\mathrm{I}_{\mathrm{L}}\right)\left(\mathrm{R}_{\mathrm{ON}}+\mathrm{R}_{\mathrm{S}}\right)
$$

where $I_{B}=$ Bias current of device multiplexer is driving
$\mathrm{I}_{\mathrm{L}}=$ Multiplexer leakage current
$\mathrm{R}_{\mathrm{ON}}=$ Multiplexer ON resistance
$\mathrm{R}_{\mathrm{S}}=$ Source resistance

## Differential Multiplexer Static Accuracy

Static accuracy errors in a differential multiplexer are difficult to control, especially when it is used for multiplexing low-level signals with full-scale ranges of 10 mV to 100 mV .
The matching properties of the multiplexer, source and output load play a very important part in determining the transfer accuracy of the multiplexer. The source impedance unbalance, common-mode impedance, load bias current mismatch, load differenital impedance mismatch, and common-mode impedance of the load all contribute errors to the multiplexer. The multiplexer ON resistance mismatch, leakage current mismatch and ON resistance also contribute to differenital errors.
The effects of these errors can be minimized by following the general guidelines described in this section, especially for low-level multiplexing applications. Refer to Figure 2.

## Load (Output Device) Characteristics

- Use devices with very low bias current. Generally, FET input amplifiers should be used for low-level signals less than 50 mV FSR. Low bias current bipolar input amplifiers are acceptable for signal ranges higher than 50 mV FSR. Bias current matching will determine the input offset.
- The system DC common-mode rejection (CMR) can never be better than the combined CMR of the multiplexer and driven load. System CMR will be less than the device which has the lower CMR figure.
- Load Impedances, differenital and common-mode, should be $10^{10} \Omega$ or higher.


FIGURE 1. HI-508A DC Accuracy Equivalent Circuit.


FIGURE 2. HI-509A DC Accuracy Equivalent Circuit.

## Source Characteristics

- The source impedance unbalance will produce offset, common-mode and channel-to-channel gain-scatter errors. Use sources which do not have large impedance unbalances if at all possible.
- Keep source impedances as low as possible to minimize resistive loading errors.
- Minimize ground loops. If signal lines are shielded, ground all shields to a common point at the system analog common.
If the HI-509A is used for multiplexing high-level signals of $\pm \mathrm{IV}$ to $\pm 10 \mathrm{~V}$ full-scale ranges, the foregoing precautions should still be taken, but the parameters are not as critical as for low-level signal applications.


## DYNAMIC CHARACTERISTICS

## Settling Time

The gate-to-source and gate-to-drain capacitance of the CMOS FET switches, the RC time constants of the source and the load determine the settling time of the multiplexer.
Governed by the charge transfer relation $i=C(d V / d t)$, the charge currents transferred to both load and source by the analog switches are determined by the amplitude and rise time of the signal driving the CMOS FET switches and the gate-to-drain and gate-to-source junction capacitances as shown in Figures 3 and 4. Using this relationship, one can see that the amplitude of the switching transients, seen at the source and load, decrease proportionally as the capacitance of the load and source increase. The tradeoff for reduced switching transient amplitude is increased settling time. In effect, the amplitude of the transients seen at the source and load are:

$$
d V_{L}=(i / C) d t
$$

where $\mathrm{i}=\mathrm{C}(\mathrm{dV} / \mathrm{dt})$ of the CMOS FET switches

$$
C=\text { load or source capacitance }
$$

The source must then redistribute this charge, and the effect of source resistance on settling time is shown in the Typical Performance Curves. This graph shows the settling time for a 20 V step change on the input. The settling time for smaller step changes on the input will be less than that shown in the curve.


FIGURE 3. Settling Time Effects-HI-508A.


FIGURE 4. Settling and Common-Mode Effects-HI-509A.

## Switching Time

This is the time required for the CMOS FET to turn ON after a new digital code has been applied to the Channel Address inputs. It is measured from the 50 percent point of the address input signal to the 90 percent point of the analog signal seen at the output for a 10 V signal change between channels.

## Crosstalk

Crosstalk is the amount of signal feethrough from the three (HI-509A) or seven (HI-508A) OFF channels appearing at the multiplexer output. Crosstalk is caused by the voltage divider effect of the OFF channel OFF resistance and junction capacitances in series with the $\mathrm{R}_{\mathrm{ON}}$ and $\mathrm{R}_{\mathrm{S}}$ impedances of the ON channel. Crosstalk is measured with a 20 V p-p 1 kHz sine wave applied to all OFF channels. The crosstalk for these multiplexers is shown in the Typical Performance Curves.

## Common-Mode Rejection (HI-509A Only)

The matching properties of the load, multiplexer and source affect the common-mode rejection (CMR) capability of a differentially multiplexed system. CMR is the ability of the multiplexer and input amplifier to reject signals that are common to both inputs, and to pass on only the signal difference to the output. For the HI-509A, protection is provided for common-mode signals of $\pm 20 \mathrm{~V}$ above the power supply voltages with no damage to the analog switches.
The CMR of the HI-509A and Burr-Brown's INAl10 Instrumentation Amplifier is 110 dB at DC to $10 \mathrm{~Hz}(\mathrm{G}=$ 100 ) with a $6 \mathrm{~dB} /$ octave rolloff to 70 dB at 1000 Hz . This measurement of CMR is shown in the Typical Performance Curves and is made with a Burr-Brown model INA110 Instrumentation Amplifier connected for gains of 10,100 , and 500 .
Factors which will degrade multiplexer and system DC CMR are:

- Amplifier bias current and differential impedance mismatch
- Load impedance mismatch
- Multiplexer impedance and leakage current mismatch
- Load and source common-mode impedance

AC CMR rolloff is determined by the amount of commonmode capacitances (absolute and mismatch) from each signal line to ground. Larger capacitances will limit CMR at higher frequencies; thus, if good CMR is desired at higher frequencies, the common-mode capacitances and unbalance of signal lines and multiplexer-toamplifier wiring must be minimized. Use twisted-shieldedpair signal lines wherever possible.

## TYPICAL DYNAMIC PERFORMANCE CURVES

Typical at $+25^{\circ} \mathrm{C}$ unless otherwise noted


## BURN-IN SCREENING

Burn-in screening is an option available for both plastic and ceramic package CMOS HI-050XA analog multiplexers. Burn-in duration is 160 hours at the temperature (or equivalent combination of time and temperature) indicated below:
$\begin{array}{lr}\text { Plastic "-BI" models: } & +85^{\circ} \mathrm{C} \\ \text { Ceramic "-BI" models: } & +125^{\circ} \mathrm{C}\end{array}$
All units are $100 \%$ electrically tested after burn-in is completed. To order burn-in, add "-BI" to the base model number.



PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS
Unless otherwise specified $T_{A}=+25, V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{AH}}=+4 \mathrm{~V}, \mathrm{~V}_{\mathrm{AL}}=08 \mathrm{~V}$ and $\mathrm{V}_{\text {REF }}=$ Open


PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (CONT)


PERFORMANCE CHARACTERISTICS AND TEST CIRCUITS (CONT)


## INSTALLATION AND OPERATING INSTRUCTIONS

The ENABLE input, pin 2, is included for expansion of the number of channels on a single node as illustrated in Figure 5. With ENABLE line at a logic 1, the channel is selected by the 2-bit (HI-509A) or 3-bit (HI-508A) Channel Select Address (shown in the Truth Tables). If ENABLE is at logic 0 , all channels are turned OFF, even if the Channel Adddress Lines are active. If the ENABLE line is not to be used, simply tie it to $+V_{\text {supply. }}$
If the +15 V and $/$ or -15 V supply voltage is absent or shorted to ground, the HI-509A and HI-508A multiplexers will not be damaged; however, some signal feedthrough to the output will occur. Total package power dissipation must not be exceeded.
For best settling speed, the input wiring and interconnections between multiplexer output and driven devices should be kept as short as possible. When driving the digital inputs from TTL, open collector output with pullup resistors are recommended.
To preserve common-mode rejection of the HI-509A, use twisted-shielded pair wire for signal lines and inter-tier connections and/or multiplexer output lines. This will help common-mode capacitance balance and reduce stray signal pickup. If shields are used, all shields should be connected as closely as possible to system analog common or to the common-mode guard driver.

## CHANNEL EXPANSION

## Single-Ended Multiplexer (HI-508A)

Up to 32 channels (four multiplexers) can be connected to a single node, or up to 64 channels using nine HI 508A multiplexers on a two-tiered structure as shown in Figures 5 and 6.


FIGURE 5. 32-Channel, Single-Tier Expansion.


FIGURE 6. Channel Expansion Up to 64 Channels Using $8 \times 8$ Two-Tiered Expansion.

## Differential Multiplexer (HI-509A)

Single or multitiered configurations can be used to expand multiplexer channel capacity up to 32 channels using a $32 \times 1$ or 16 channels using a $4 \times 4$ configuration.

## Single-Node Expansion

The $32 \times 1$ configuration is simply eight (HI-509A) units tied to a single node. Programming is accomplished with a 5 -bit counter, using the 2 LSB of the counter to control Channel Address inputs $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$ and the 3 MSBs of the counter to drive a 1 -of -8 decoder. The 1-of-8 decoder then is used to drive the ENABLE inputs (pin 2) of the HI-509A multiplexers.

## Two-Tier Expansion

Using a $4 \times 4$ two-tier structure for expansion to 16 channels, the programming is simplified. A 4-bit counter output does not require a l-of- 8 decoder. The 2 LSB of the counter drive the $A_{0}$ and $A_{1}$ inputs of the four firsttier multiplexers and the 2 MSBs of the counter are applied to the $A_{0}$ and $A_{1}$ inputs of the second-tier multiplexer.

## Single vs Multitiered Channel Expansion

In addition to reducing programming complexity, twotier configuration offers the added advantages over single-node expansion of reduced OFF channel current leakage (reduced OFFSET), better CMR, and a more reliable configuration if a channel should fail in the ON condition (short). Should a channel fail ON in the single-node configuration, data cannot be taken from any channel, whereas only one channel group is failed ( 4 or 8 ) in the multitiered configuration.

## High Speed CMOS ANALOG MULTIPLEXER

## FEATURES

- HIGH SPEED

100nsec access time
800nsec settling to 0.01\%
250nsec settling to 0.1\%

- USER-PROGRAMMABLE

16-channel single-ended or 8-channel differential

- SELECTABLE TTL or CMOS COMPATIBILITY
- WILL NOT SHORT SIGNAL SOURCES

Break-before-make switching

- SELF-CONTAINED WITH INTERNAL CHANNEL ADDRESS DECODER
- 28-PIN HERMETIC DUAL-IN-LINE PACKAGE



## DESCRIPTION

The MPC800 is a high speed multiplexer that is user-programmable for 16 -channel single-ended operation or 8-channel differential operation and for TTL or CMOS compatibility.
The MPC800 features a self-contained binary address decoder. It also has an enable line which allows the user to inhibit the entire multiplexer thereby facilitating channel expansion by adding additional multiplexers.
High quality processing is employed to produce CMOS FET analog channel switches which have low leakage current, low ON resistance, high OFF resistance, low feedthrough capacitance, and fast settling time.
Two models are available, the MPC800KG for operation from $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and the MPC800SG for operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm \mathrm{VCC}=15 \mathrm{~V}$, unless otherwise noted

\begin{tabular}{|c|c|c|c|c|}
\hline MODEL \& \multicolumn{3}{|l|}{MPC800KG, MPC800SG} \& \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER \& MIN \& TYP \& MAX \& \\
\hline \multicolumn{5}{|l|}{INPUT} \\
\hline \multicolumn{5}{|l|}{ANALOG INPUT} \\
\hline \begin{tabular}{l}
Voltage Range \\
Maxımum Overvoltage \\
Number of Input Channels \\
Differential \\
Single-Ended \\
Reference Voltage Range(1) \\
ON Characteristics(2) \\
ON Resistance (RON) at \(+25^{\circ} \mathrm{C}\) \\
Over Temperature Range \\
Ron Drift vs Temperature \\
Ron Mismatch \\
ON Channel Leakage \\
Over Temperature Range \\
ON Channel Leakage Drift \\
OFF Characteristics \\
OFF Isolation \\
OFF Channel Input Leakage \\
Over Temperature Range \\
OFF Channel Input Leakage Drift \\
OFF Channel Output Leakage \\
Over Temperature Range \\
OFF Channel Output Leakage Drift \\
Output Leakage (All \\
channels disabled)(3) \\
Output Leakage with Overvoltage +16V Input \\
-16V Input
\end{tabular} \& \begin{tabular}{l}
\[
\begin{gathered}
-15 \\
-V_{c c}-2
\end{gathered}
\] \\
8 16 \\
6 \\
See Typic \\
See Typic \\
See Typic \\
See Typic
\end{tabular} \& \begin{tabular}{l}
\[
\begin{gathered}
620 \\
700 \\
\text { Performa } \\
<10 \\
004 \\
06
\end{gathered}
\] \\
Performa \\
90 \\
001 \\
038 \\
Performa \\
0035 \\
048 \\
Performa \\
002
\[
\begin{aligned}
\& <035 \\
\& <065
\end{aligned}
\]
\end{tabular} \& \begin{tabular}{l}
\[
\begin{gathered}
+15 \\
+V_{c c},+2
\end{gathered}
\] \\
10
\[
\begin{gathered}
750 \\
1000
\end{gathered}
\] \\
nce Curves \\
100 ce Curves \\
50 ce Curves \\
100 ce Curves
\end{tabular} \&  \\
\hline \multicolumn{5}{|l|}{DIGITAL INPUTS} \\
\hline \begin{tabular}{l}
Over Temperature Range T TL(4) \\
Logic "0" (VAL) \\
Logic " 1 " ( \(\mathrm{V}_{\mathrm{AH}}\) ) \\
IAh \\
lal \\
TTL Input Overvoltage \\
CMOS \\
Logic " 0 " ( \(\mathrm{V}_{\mathrm{AL}}\) ) \\
Logic " 1 " ( \(\mathrm{V}_{\mathrm{AH}}\) ) \\
CMOS Input Overvoltage \\
Address \(\mathrm{A}_{3}\) Overvoltage \\
Digital Input Capacitance \\
Channel Select(5) \\
Single-Ended \\
Differential \\
Enable
\end{tabular} \& \[
\begin{gathered}
24 \\
-6 \\
\\
07 \text { VREF } \\
-2 \\
-V_{C C}-2 \\
\\
\text { 4-bit bIn } \\
\text { 3-bit bıI } \\
\text { Logic " } 0 \text { " }
\end{gathered}
\] \& \begin{tabular}{l}
005 \\
4 \\
5 \\
ry code ary code hibits all
\end{tabular} \& \begin{tabular}{l}
08 \\
1 \\
25 \\
6 \\
0 3VREF
\[
\begin{aligned}
\& +V_{c c}+2 \\
\& +v_{c c}+2
\end{aligned}
\] \\
ne of 16 ne of 8 channels
\end{tabular} \& \(V\)
\(V\)
\(\mu A\)
\(\mu \mathrm{~A}\)
V

$V$
$V$
$V$
$V$
$V$
$p F$ <br>
\hline \multicolumn{5}{|l|}{POWER REQUIREMENTS} <br>

\hline | Over Temperature Range |
| :--- |
| Rated Supply Voltage Maximum Voltage Between Supply Pins Total Power Dissipation |
| Allowable Total Power Dissipation(6) Supply Drain $\left(+25^{\circ} \mathrm{C}\right.$ ) |
| At 1 MHz Switching Speed |
| At 100 kHz Switching Speed | \& \& \[

$$
\begin{gathered}
\pm 15 \\
525 \\
\\
+35,-39 \\
+25,-29
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
33 \\
1200
\end{gathered}
$$

\] \& | V V |
| :--- |
| mW |
| mW |
| mA |
| mA | <br>

\hline \multicolumn{5}{|l|}{DYNAMIC CHARACTERISTICS} <br>

\hline | Gain Error |
| :--- |
| C̄ross Talk(7) |
| TOPEN (Break before make delay) |
| Access Time at $+25^{\circ} \mathrm{C}$ |
| Over Temperature Range |
| Settling Time (8) |
| to $01 \%(20 \mathrm{mV})$ $\text { to } 001 \%(2 \mathrm{mV})$ |
| Common-Mode Rejection (Differential) DC $60 \mathrm{~Hz}$ |
| Channel Input Capacitance, Cs off Channel Output Capacıtance, Co (off) Input to Output Capacitance, CDS off: | \& See Typıc \& \[

$$
\begin{gathered}
<00003 \\
\text { Performa } \\
20 \\
100 \\
120 \\
\\
250 \\
800 \\
\\
>125 \\
>75 \\
25 \\
18 \\
002
\end{gathered}
$$
\] \& ce Curves

$$
\begin{aligned}
& 150 \\
& 200
\end{aligned}
$$ \& $\%$

\%sec
nsec
nsec
nsec
nsec
dB
dB
pF
pF
pF <br>
\hline
\end{tabular}

MECHANICAL


PIN CONFIGURATION

|  | TOP VIEW |  |  |
| :---: | :---: | :---: | :---: |
| +Vcc | 1 | 28 | OUT A |
| OUT B | 2 | 27 | -Vcc |
| NC | 3 | 26 | IN 8/8A |
| IN16/8B | 4 | 25. | IN7/7A |
| IN15/7B | 5 | 24 | IN6/6A |
| IN14/6B | 6 | 23 | IN5/5A |
| IN13/5B | 7 | 22 | IN4/4A |
| IN12/4B | 8 | 21 | IN3/3A |
| IN11/3B | 9 | 20 | IN2/2A |
| IN10/2B | 10 | 19 | IN1/1A |
| IN9/1B | 11 | 18 | ENABLE |
| GND | 12 | 17 | Ao |
| Vref | 13 | 16 | $A_{1}$ |
| $A_{3}$ | 14 | 15 | $\mathrm{A}_{2}$ |
|  |  |  | * |
|  |  |  |  |


| MODEL | MPC800KG, MPC800SG |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| PARAMETER | MIN | TYP | MAX |  |
| TEMPERATURE |  |  |  |  |
| MPC800KG | 0 |  | +75 |  |
| Specification | -65 |  | ${ }^{\circ} \mathrm{C}$ |  |
| Storage | -150 | ${ }^{\circ} \mathrm{C}$ |  |  |
| MPC800SG | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| Specification | -65 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage |  |  |  |  |

NOTES.
1 Reference voltage controls noise immunity, normally left open for TTL compatibility and connected to VDD for CMOS compatibility
$2 \mathrm{VIN}= \pm 10 \mathrm{~V}$, IOUT $=100 \mu \mathrm{~A}$
3 Single-ended mode
4. Logic levels specified for Vref (pin 13 open

5 For single-ended operation, connect output A (pin 28) to output B ( pin 2 ) and use $A_{3}$ ' pin 14 ) as an address line For differential operation connect $A_{3}$ to $-V_{c c}$
6 Derate $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $T_{A}=+75^{\circ} \mathrm{C}$
7 10V, p-p, sine wave on all unused channels See Typical Performance Curves
8 For 20 V step input to ON channel, into $1 \mathrm{k} \Omega$ load

## TYPICAL PERFORMANCE CURVES



## DISCUSSION OF PERFORMANCE

## STATIC TRANSFER ACCURACY

I he static or I)C transfer accuracy of transmitting the multıplexer input voltage to the output depends on the channel ON resistance ( $\mathrm{R}_{(1)}$ ), the load impedance, the source impedance, the load bias current, and the multiplexer leakage current.

## Single-Ended Multiplexer Static Accuracy

The major contributors to static transfer accuracy for single-ended multiplexers are:

Source resistance loading error
Multiplexer ON resistance error
DC offset error caused by both load bias current and multiplexer leakage current.

## RESISTIVE LOADING ERRORS

I he source and load impedances will determine the ON resstance loading errors. Io mımmise these errors:

- Keep loading impedance as high as possible. This minımıres the resistive loading effects of the source resistance and multiplexer ON resistance. As a guideline, load impedances of $10^{8} \Omega$ or greater will keep resistive loading errors to $0.002 \%$ or less for $1000 \Omega$ source impedances. A $10^{6} \Omega$ load impedance will increase source loading error to $0.2 \%$ or more.
- Use sources with impedances as low as possible. A $1000 \Omega$ source resistance will present less than $0.002 \%$ loading error and $10 \mathrm{k} \Omega$ source resistance will increase source loading error $0.02 \%$ with a $10^{8} \Omega$ load impedance.
Input resistive loading errors are determined by the following relationship (see Figure 1):

Source and Multiplexer Resistive Loading Error

$$
\begin{aligned}
& \epsilon\left(R_{\hookrightarrow}+R_{O N}\right)= \frac{R_{\checkmark}+R_{O N}}{R_{S}+R_{O N}+R_{\mathrm{L}}} \times 100 \% \\
& \text { where } R_{\checkmark}=R_{w u r n} \\
& R_{1}=\text { Load Resstance } \\
& R_{O \backslash}=\text { Multiplexer ON resistance }
\end{aligned}
$$



FIGURE 1. MPC800 Static Accuracy Equivalent Circuit (Single-ended Operation).

## Input Offset Voltage

Blas and leakage currents generate an input Offset voltage as a result of the $I_{R}$ drop across the multiplexer

ON resistance and source resistance. A load bias current of 10 nA , a leakage current of $\ln \mathrm{A}$, and an ON resistance of $700 \Omega$ will generate an offset voltage of $19 \mu \mathrm{~V}$ if a $1000 \Omega$ source is used, and $118 \mu \mathrm{~V}$ if a $10 \mathrm{k} \Omega$ source is used. In general, for the MPC800 the Offset voltage at the output is determined by:

$$
V_{\text {OFFSI } 1}=\left(I_{\mathrm{B}}+I_{\mathrm{L}}\right)\left(\mathrm{R}_{\mathrm{ON}}+\mathrm{R}_{\text {soure) }}\right. \text { where }
$$

$\mathrm{I}_{\mathrm{B}} \quad=$ Bas current of device multıplexer is driving
$I_{1} \quad=$ Multuplexer leakage current
$\mathrm{R}_{\text {か }}=$ Multiplexer ON resistance
$\mathrm{R}_{\text {wom }}=$ Source resstance

## Differential Multiplexer Static Accuracy

Static accuracy errors in a differential multiplexer are difficult to control, especially when it is used for multiplexing low level signals with full scale ranges of 10 mV to 100 mV .

The matching properties of the multiplexer, source and output load play a very important part in determinıng the transfer accuracy of the multiplexer. The source impedance unbalance, common-mode impedance, load bias current mismatch, load differential impedance mismatch, and common-mode impedance of the load all contribute errors to the multiplexer. The multiplexer ON resistance mismatch, leakage current mismatch and ON resistance also contribute to differential errors.
Referring to Figure 2, the effects of these errors can be minimized by following the general guidelines described in this section, especially for low level multiplexing applications.


FIGURE 2. MPC80¢ Static Accuracy Equivalent Circuit (Differe ial Operatıon).

## Load (Output Device) Characteristics

- Use devices with very low bias current. Generally, FET input amplifiers should be used for low level signals less than 50 mV FSR. Low bias current bipolar input amplifiers are acceptable for signal ranges higher than 50 mV FSR. Bias current matching will determine the input offset.
- The system DC common-mode rejection (CMR) can never be better than the combined CMR of the multiplexer and driven load. System CMR will be less than the device which has the lower CMR figure.
- Load impedances, differential and common-mode, should be $10^{10} \Omega$ or higher.


## Source Characteristics

- The source impedance unbalance will produce offset, common-mode and channel-to-channel gain scatter errors. Use sources which do not have large impedance unbalances if at all possible.
- Keep source impedances as low as possible to minimize resistive loadıng errors.
- Minımize ground loops. If signal lınes are shielded, ground all shields to a common point at the system analog common.
If the M PC800 is used for multiplexing high level signals of 1 V to 10 V full scale ranges, the foregoing precautions should still be taken, but the parameters are not as critical as for low level signal applications


## SETTLING TIME

Settling time is the time required for the multiplexer to reach and mantain an output withon a speafied error band of its linal value in response to a step mput the settling time of the MPC800 is primarily due to the channel capacitance and a combination of resistances which include the source and load resistances.
If the parallel combination of the source and load resstance times the total channel capacitance is kept small, then the settling time is primarily affected by internal RC's. For the M PC800 the internal capacitance


FIGURE 3. Settling Time Effects (Single-ended).

'FIGURE 4. Settling and Common-Mode Effects (Differential).
is approximately 20 pF differental or 40 pF single-ended With external capacitance neglected, the time constant of source resistance in parallel with load resistance and the internal capacitance should be kept less than 40 nsec This means the source resstance should be kept to less than 2hs (assume high load resstance) to mantann last settlong times

## ACCESS TIME

This is the time required tor the CMOS FEI to turn () after a new digital code has been applied to the Channel Address inputs. It is measured from the 50 percent point of the address input signal to the 90 percent point of the analog signal seen at the output for a 10 V signal change between channels.

## CROSSTALK

Crosstalk is the amount of signal feedthrough from the 7 differential or 15 single-ended OFF channels appearing at the multiplexer output. Crosstalk is caused by the voltage divider effect of the OFF channel. OFF resistance, and junction capacitances in series with the $\mathrm{R}_{0}$ and $\mathrm{R}_{\text {woure }}$ impedances of the ON channel. Crosstalk is measured with a $20 \mathrm{~V}, \mathrm{pk}-\mathrm{pk}, 1000 \mathrm{~Hz}$ sine wave applied to all OFF channels. The crosstalk for these multıplexers is shown in the Typical Performance Curves.

## COMMON-MODE REJECTION (DIFFERENTIAL MODE ONLY)

 source affect the common-mode rejection (CMR) capability of a differentially multiplexed system. CMR is the ability of the multiplexer and input a mplifier to reject signals that are common to both inputs, and to pass on only the stgnal difference to the output. Protection is provided for common-mode signals of $\pm 2 \mathrm{~V}$ above the power supply voltages with no damage to the analog switches.The CMR of the MPC800 and Burr-Brown's model 3630 Instrumentation Amplifier is 120 dB at DC to 10 H 7 with a 6 dB /octave rolloff to 80 dB at 1000 H 7 . This measurement of CMR is shown in the Typical Performance Curves and is made with a Burr-Brown model 3630 instrumentation amplifier connected for a gain of 1000 and with source unbalance of $10 \mathrm{k} \Omega, 1 \mathrm{k} \Omega$ and no unbalance.

Factors which will degrade multiplexer and system DC CMR are:

- Amplifier bias current and differential impedance mismatch.
- Load impedance mismatch.
- Multiplexer impedance and leakage current mismatch.
- Load and source common-mode impedance.

AC CMR rolloff is determined by the amount of common-mode capacitances (absolute and mismatch) from each signal line to ground. Larger capacitances will limit CMR at higher frequencies; thus, if good CMR is desired at higher frequencies, the common-mode capacitances and unbalance of signal lines and multiplexer to amplifier wiring must be minimized. Use twisted-shielded pair signal lines wherever possible.

## INSTALLATION \& OPERATING INSTRUCTIONS

The ENABLE input, pin 18, is included for expansion of the number of channels on a single-node as illustrated in Figure 5. With the ENABLE line at a logic 1, the channel is selected by the Channel Select Address (shown in the Truth Tables). If ENABLE is at logic 0, all channels are turned OFF, even if the Channel Address Lines are active. If the ENABLE line is not to be used, simply tie it to logic 1 .
For the best settling time, the input wiring and interconnections between multiplexer output and driven devices should be kept as short as possible. When driving the digital inputs from TTL, open collector output with pullup resistors are recommended.
To preserve common-mode rejection of the MPC800 use twisted-shielded pair wire for signal lines and inter-tier connections and/or multiplexer output lines. This will help common-mode capacitance balance and reduce stray signal pickup. If shields are used, all shields should be connected as close as possible to system analog common or to the common-mode guard driver.

## LOGIC LEVELS

The logic level is user-programmable as either TTLcompatible by leaving the $\mathrm{V}_{\text {RIF }}$ (pin 13) open or CMOScompatible by connecting the $\mathrm{V}_{\mathrm{RI}}$ to $\mathrm{V}_{\mathrm{DII}}$ ( CMOS supply voltage).

## 16-CHANNEL SINGLE-ENDED OPERATION

To use the MPC800 as a 16 -channel single-ended multiplexer, output A (pin 28) is connected to output B ( pin 2 ) to form a single output, then all four address lines $\left(\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}_{2}\right.$ and. $\left.\mathrm{A}_{3}\right)$ are used to address the correct channel.

The MPC800 can also be used as a dual 8-channel singleended multiplexer by not connecting output A and B , but then only one channel in one of the multiplexers can be addressed at a time.

## 8-CHANNEL DIFFERENTIAL OPERATION

To use the MPC800 as an 8-channel differential multiplexer, connect address line $A_{3}$ to $-V_{\mathrm{CC}}$ then use the
remaining three address lines $\left(\mathrm{A}_{0}, \mathrm{~A}_{1}\right.$ and $\left.\mathrm{A}_{2}\right)$ to address the correct channel. The differential inputs are the pairs of $A_{1}$ and $B_{1}, A_{2}$ and $B_{2}$, etc.

## TRUTH TABLES

MPC800 used as 16-channel single-ended multiplexer or 8-channel dual multiplexer.

| USE A ${ }_{3}$ AS DIGITAL ADDRESS INPUT |  |  |  |  | "ON" CHANNEL TO |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE | $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ | OUT A | OUT B |
| L | X | X | X | X | NONE | NONE |
| H | L | L | L | L | 1A | NONE |
| H | L | L | L | H | 2A | NONE |
| H | L | L | H | L | 3A | NONE |
| H | L | L | H | H | 4A | NONE |
| H | L | H | L | L | 5A | NONE |
| H | L | H | L | H | 6A | NONE |
| H | L | H | H | L | 7A | NONE |
| H | L | H | H | H | 8A | NONE |
| H | H | L | L | L | NONE | 1B |
| H | H | L | L | H | NONE | 2B |
| H | H | L | H | L | NONE | 3B |
| H | H | L | H | H | NONE | 4B |
| H | H | H | L | L | NONE | 5B |
| H | H | H | L | H | NONE | 6B |
| H | H | H | H | L | NONE | 7B |
| H | H | H | H | H | NONE | 8B |

For 16-channel single-ended function, tie "out $A$ " to "out $B$, for . dual 8 -channel function use the $A_{3}$ address pin to select between MUX A and MUX $B$, where MUX $A$ is selected with $A_{3}$ low

MPC800 used as 8-channel differential multiplexer.

| $A_{3}$ CONNECT TO - $\mathbf{V}_{\text {CC }}$ |  |  |  | "ON" CHANNEL TO |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE | $A_{2}$ | $A_{1}$ | $A_{0}$ | OUT A | OUT B |
| L | X | X | X | NONE | NONE |
| H | L | L | L | 1A | 1B |
| H | L | L | H | 2A | 2B |
| H | L | H | L | 3A | 3B |
| H | L | H | H | 4A | 4B |
| H | H | L | L | 5A | 5B |
| H | H | L | H | 6 A | 6B |
| H | H | H | L | 7A | 7B |
| H | H | H | H | 8A | 8B |

## CHANNEL EXPANSION

## Single-tier Expansion

Up to four M PC800's can be connected to a single node to form a 64 -channel single-ended multiplexer or up to eight M PC800's can be connected to two nodes to form a 64-channel differential multiplexer. Programming is accomplished with a six-bit address and a 1 of 4 decoder for 64-channel single-ended expansion (see Figure 5) or an eight-bit address and a 1 of 8 decoder for 64 -channel
differential expansion. The decoder drives the enable inputs of the MPC800, turning on only one multiplexer at a time.

## Two-tier Expansion

Up to seventeen M PC800's can be connected in a two-tier structure to form a 256 -channel single-ended multiplexer (see Figure 6) or up to nine MPC800's can be connected in a two-tier structure to form a 64 -channel differential multiplexer. Programming is accomplished with a 8 -bit addres.


FIGi'RF 5. 32- to 64-Channel. Single-tier Expansion.

## Single vs Multitiered Channel Expansion

In addition to reducing programming complexity, twotier configuration offers the added advantages over single-node expansion of reduced OFF channel current leakage (reduced Offset), better CMR, and a more reliable configuration of a channel should fall in the ON condition (short). Should a channel fail ON in the singlenode configuration, data cannot be taken from any channel, whereas only one-channel group is failed (8 or 16) in the multitiered configuration.


HIGlR F 6. Channel Fypansion up to 256 Channels using 16 : 16 I wo-tiered Expansion.

## BURR-BROWN ${ }^{\text {® }}$

## High Speed CMOS ANALOG MULTIPLEXER

## FEATURES

- HIGH SPEED

80nsec access time 800 nsec settling to $0.01 \%$ 250nsec settling to 0.1\%

- USER-PROGRAMMABLE

8-channel single-ended or 4-channel differential

- SELECTABLE TTL or CMOS COMPATIBILITY
- WILL NOT SHORT SIGNAL SOURCES

Break-before-make switching

- SELF-CONTAINED WITH INTERNAL

CHANNEL ADDRESS DECODER

- 18-PIN HERMETIC DUAL-IN-LINE PACKAGE



## DESCRIPTION

Ihe MPC801 is a high speed multiplexer that is user-programmable for 8-channel single-ended operation or 4-channel differential operation and for TII. or CMOS compatibilty:
The MPC801 features a self-contaned binary address decoder. It also has an enable line which allous the user to inhibit the enture multiplexer thereby tacilitating channel expansion by addıng additional multiplexers
High quality processing is employed to produce CMOS FET analog channel switches which have low leakage current, lon ON resistance. high OFF resistance, low feedthrough capacitance, and fast settling time.
Two models are available, the MPC801KG for operation from $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ and the MPC801SG; for operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## SPECIFICATIONS

## ELECTRICAL

At $T_{A}-+25^{\circ} \mathrm{C}$ and $\pm \mathrm{VCC}=15 \mathrm{VDC}$ unless otherwise noted

| MODEL | MPC801KG, MPC801SG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| PARAMETER | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |
| ANALOG INPUT |  |  |  |  |
| Voltage Range <br> Maxımum Overvoltage <br> Number of Input Channels <br> Differential <br> Single-Ended <br> Reference Voltage Range( ${ }^{1)}$ <br> ON Characteristics(2) <br> ON Resistance : RoN , at $+25^{\circ} \mathrm{C}$ <br> Over Temperature Range <br> Ron Drift vs Temperature <br> Ron Mismatch <br> ON Channel Leakage <br> Over Temperature Range <br> ON Channel Leakage Drift <br> OFF Characteristics <br> OFF Isolation <br> OFF Channel Input Leakage <br> Over Temperature Range <br> OFF Channel Input Leakage Drift <br> OFF Channel Output Leakage <br> Over Temperature Range <br> OFF Channel Output Leakage Drift <br> Output Leakage All <br> channels disabled (3) <br> Output Leakage with Overvoltage +16V Input <br> -16V Input | $\begin{gathered} -15 \\ -V_{C C}-2 \\ 4 \\ 8 \\ 6 \end{gathered}$ <br> See Typic <br> See Typic <br> See Typic <br> See Typic | $\begin{aligned} & \begin{array}{l} 500 \\ 700 \\ \text { Performan } \\ <10 \\ 01 \\ 03 \\ \text { Performan } \\ 90 \\ 005 \\ 06 \\ \text { Performan } \\ 01 \\ 030 \\ \text { Performan } \\ 002 \\ 0 \end{array} \\ & \begin{array}{l} \text { < } \\ <035 \\ <065 \end{array} \end{aligned}$ | $\begin{gathered} +15 \\ +v_{C C}+2 \end{gathered}$ <br> 10 <br> 750 <br> 1000 nce Curves <br> 50 ce Curves <br> 50 nce Curves <br> 50 ce Curves | $V$ <br> $V$ <br>  |
| DIGITAL INPUTS |  |  |  |  |
| Over Temperature Range <br> TTL(4) <br> Logic " 0 " " $V_{A L}$ ) <br> Logic "1" (VAH) <br> Іat <br> lal <br> TTL Input Overvoltage <br> CMOS <br> Logic "0" , V $\mathrm{V}_{\mathrm{AL}}$ ) <br> Logic "1" (VAH) <br> CMOS Input Overvoltage <br> Address $\mathrm{A}_{2}$ Overvoltage <br> Digital Input Capacitance <br> Channel Select(5) <br> Single-Ended <br> Differential <br> Enable | $\begin{gathered} 24 \\ -6 \\ 07 \text { VREF } \\ -2 \\ -V_{c C}-2 \\ \\ \text { 3-bit b } \\ 2-b i t b \\ \text { Logic "0" } \end{gathered}$ | 005 <br> 4 <br> 5 <br> ary code ary code hibits all | 08 $\begin{gathered} 1 \\ 20 \\ 6 \\ 03 V_{\text {REF }} \\ +V_{C C}+2 \\ +V_{C C}+2 \end{gathered}$ <br> ne of 8 on of 4 channels | $\begin{gathered} V \\ V \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mathrm{~V} \\ \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{pF} \end{gathered}$ |
| POWER REQUIREMENTS |  |  |  |  |
| Over Temperature Range <br> Rated Supply Voltage <br> Maxımum Voltage Between Supply Pins <br> Total Power Dissipation <br> Allowable Total Power Dissipation(6) <br> Supply Drain $+25^{\circ} \mathrm{C}$ <br> At 1 MHz Switching Speed <br> At 100 kHz Switching Speed |  | $\begin{gathered} \pm 15 \\ 360 \\ \\ +14,-125 \\ +125,-125 \end{gathered}$ | $\begin{gathered} 33 \\ 725 \end{gathered}$ | V <br> V <br> mW <br> mW <br> mA <br> mA |
| DYNAMIC CHARACTERISTICS |  |  |  |  |
| Gain Error <br> Cross Talk(7) <br> TOPEN Break before make delay, <br> Access Time at $25^{\circ} \mathrm{C}$ <br> Over Temperature Range <br> Settling Time (8) $\text { to } 01 \% \cdot 20 \mathrm{mV}$ $\text { to } 001 \% 2 \mathrm{mV}$ <br> Common-Mode Rejection Differential DC <br> 60 Hz <br> OFF Channel Input Capacitance. Cs off OFF Channel Output Capacitance Co off OFF Input to Output Capacitance, CDS off | See Typic | $\begin{array}{\|c\|} \hline<00003 \\ \text { I Performa } \\ 20 \\ 80 \\ 110 \\ \\ 250 \\ 800 \\ \\ >125 \\ >75 \\ 19 \\ 10 \\ 092 \\ \hline \end{array}$ | ce Curves $\begin{aligned} & 125 \\ & 150 \end{aligned}$ | $\%$ nsec nsec nsec nsec nsec dB dB pF pF pF |

MECHANICAL


PIN CONFIGURATION


## ELECTRICAL (CONT)

| MODEL | MCP801KG, MPC801SG |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| PARAMETER | MIN | TYP | MAX |  |
| TEMPERATURE |  |  |  |  |
| MPC801KG | 0 |  | +75 | ${ }^{\circ} \mathrm{C}$ |
| Specification | -65 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage |  |  |  |  |
| MPC801SG | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| Specification | -65 |  |  |  |
| Storage |  |  |  |  |

NOTES
1 Reference voltage cuntrols noise immunity normally left oper. it, TTL compatibility and connected to V D for CMOS cumpatibul:
$2 \mathrm{VIN} \cdot 10 \mathrm{~V}$ Inut $100 \mu \mathrm{~A}$
3 Single-ended mode
4 Logic levels specified for Vref ipin 8 open
5 For single-ended operation connect output $A$ pin 18 to output, $B$ pin 2 and use $A_{2}$ pin 9 as an address line Fordifferential operatic, connect $A_{2}$ to -V c.
6 Derate $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $T_{A}=-75^{\circ} \mathrm{C}$
$i 10 \mathrm{~V}$ p-p sine wave on all inused channers See Typical Pertormance Curves
8 For 20 V step input to ON channel, into 1 k ! load

## TYPICAL PERFORMANCE CURVES







## DISCUSSION OF PERFORMANCE

## STATIC TRANSFER ACCURACY

I he static or IDC transfer accuracy of transmitting the multuplexer input voltage to the output depends on the channel ON resistance ( $\mathrm{R}_{\mathrm{o}}$ ), the load impedance, the source impedance, the load bias current, and the multiplexer leakage current.

## Single-Ended Multiplexer Static Accuracy

The major contributors to static transter accuracy for single-ended multıplexers are:

Source resistance loading error
Multiplexer ON resistance error
DC offset error caused by both load bias current and multıplexer leakage current.

## RESISTIVE LOADING ERRORS

The source and load impedances will determine the ON resstance loading errors. Io munimice these errors:

- Keep loading impedance as high as possible. This minimizes the resistive loading effects of the source resistance and multiplexer ON resistance. As a guideline, load impedances of $10^{8} \Omega$ or greater will keep resistive loading errors to $0.002 \%$ or less for $1000 \Omega$ source impedances. A $10^{6} \Omega$ load impedance will increase source loading error to $0.2 \%$ or more.
- Use sources with impedances as low as possible. A $1000 \Omega$ source resistance will present less than $0.002^{\prime}$, loading error and $10 \mathrm{k} \Omega$ source resistance will increase source loading error $0.02^{\prime}$; with a $10^{x} \Omega$ load impedance.
Input resistive loading errors are determined by the following relationship (see Figure 1):

Source and Multiplexer Resistive Loading Error
$\epsilon\left(R_{\checkmark}+R_{0 \checkmark}\right)=\frac{R_{s}+R_{0}}{R_{\checkmark}+R_{0 N}+R_{1}} \times 100 \%$; where

$$
\begin{aligned}
R_{ゝ} & =R_{\text {wurce }} \\
R_{1} & =\mathrm{I} \text {.oad resistance } \\
R_{o s} & =\text { Multiplexer ON resistance. }
\end{aligned}
$$

## Input Offset Voltage

Bias and leakage currents generate an input Offset voltage as a result of the $I_{R}$ drop across the multiplexer O $)$ resistance and source resistance. A load bias current of 10 nA , a leakage current of $\ln \mathrm{A}$. and an ON resistance of $700 \Omega$ will generate an offset voltage of $19 \mu \mathrm{~V}$ if a $1000 \Omega$ source is used. and $118 \mu \mathrm{~V}$ if a $10 \mathrm{k} \Omega$ is used. In general, for the MPC801 the Offset voltage at the output is determined by:

$$
V_{01 \times 11}=\left(I_{B}+I_{I}\right)\left(R_{0 \backslash}+R_{\text {woure }}\right) \text { where }
$$

$I_{B} \quad=$ Blas Current of device multiplexer is driving
$I_{1} \quad=$ Multıplexer leakage current
$\mathrm{R}_{(N}=$ Multuplexer ON resistance
$\mathrm{R}_{\text {wunc }}=$ Source resistance.

## Differential Multiplexer Static Accuracy

Static accuracy errors in a differential multiplexer are difficult to control, especially when it is used for multiplexing lon level signals with full scale ranges of 10 mV to 100 mV .
The matching properties of the multiplexer. source and output load play a very important part in determinıng the transter accuracy of the multiplexer. I he source impedance unbalance, common-mode impedance, load blas current mismatch. load differential impedance mismatch, and common-mode impedance of the load all contribute errors to the multiplexer. I he multuplexer ON resistance mismatch. leakage current mismatch and ON resostance also contribute to differential errors.
Referrang to $\begin{aligned} \text {-igute } 2 \text {, the eflects of these errors can be }\end{aligned}$ minimised by tollowing the general guidelines deseribed in this section. especially for low level multuplexing applications.

## Load (Output Device) Characteristics

- Use devices with very low bias current. Generally. FEI input amplifiers should be used tor lon level signals less than 50 mV FSR. I.ow bias current bipolar input amplifiers are acceptable for signal ranges higher than 50 mV FSR. Bias current matching will determine the input offset.
- The system DC common-mode rejection (CMR) can never be better than the combined CMR of the multiplexer and driven load. System CMR will be less than the device which has the lower CMR figure.
- Load impedances, differential and common-mode. should be $10^{10} \Omega$ or higher.


FIGURE 1. MPC801 Static Accuracy Equivalent Circuit (Single-ended Operation).


FIGURE 2. MPC801 Static Accuracy Equivalent Circuit (I)tferential Operation).

## Source Characteristics

- The source impedance unbalance will produce offset, common-mode and channel-to-channel gain scatter errors. Use sources which do not have large impedance unbalances if at all possible.
- Keep source impedances as low as possible to minimize resistive loading errors.
- Minimize ground loops. If signal lines are shielded, ground all shields to a common point at the system analog common.
If the MPC801 is used for multiplexing high level signals of 1 V to 10 V full scale ranges, the foregoing precautions should still be taken, but the parameters are not as critical as for low level signal applications


## SETTLING TIME

Settling time is the time required for the multiplexer to reach and mantain an output within a specified error band of its tinal value in response to a step input. The settling time of the MPC801 is primarily due to the channel capacitance and a combination of resistances which include the source and load resistances.
It the parallel combination of the source and load resstance times the total channel capacitance is kept small, then the settlong time is primarily affected by internal RC`. For the MPC801 the internal capacitance is approximately 10 pF differential or 20 pF single-ended.


FIGURE 3 Settling Time Effects (Single-ended).


FIGURE 4. Settling and Common-Mode Effects (Differential).

With external capacitance neglected, the time constant of source resistance in parallel with load resistance and the internal capacitance should be kept less than 40 nsec . This means the source resistance should be kept to less than $4 \mathrm{k} \Omega$ (assume high load resistance) to maintaın tast settling times.

## ACCESS TIME

This is the time required for the CMOS + FT to turn ON after a new digital code has been applied to the Channel Address inputs. It is measured from the 50 percent point of the address input signal to the 90 percent point of the analog signal seen at the output for a 10 V signal change between channels.

## CROSSTALK

Crosstalk is the amount of sherl teedthrough from the 3 differential or 7 single-ended OFF channels appearing at the multiplexer output. Crosstalk is caused by the voltage divider etfect of the OFF channel, OFF resistance, and junction capacitances in series with the $R_{o}$, and $\mathrm{R}_{\text {source }}$ impedances of the ON channel. Crosstalk is measured with a $20 \mathrm{~V}, \mathrm{pk}-\mathrm{pk}, 1000 \mathrm{~Hz}$ sine wave applied to all OFF channels. The crosstalk for these multiplexers is shown in the Typical Performance Curves.

## COMMON-MODE REJECTION (DIFFERENTIAL MODE ONLY)

The matching properties of the load, multiplexer and source affect the common-mode rejection (CMR) capability of a differentially multıplexed system. CMR is the ability of the multiplexer and input amplifier to reject signals that are common to both inputs, and to pass on only the signal difference to the output. Protection is provided tor common-mode stgnals of $\pm 2 \mathrm{~V}$ above the power supply voltages with no damage to the analog switches.

The CMR of the MPC801 and Burr-Brown's model 3630 Instrumentation Amplifier is 120 dB at DC to 10 Hz with a $6 \mathrm{~dB} /$ octave rolloff to 80 dB at 1000 Hz . This measurement of CMR is shown in the Typical Performance Curves and is made with a Burr-Brown model 3630 instrumentation amplifier connected for a gain of 1000 and with source unbalance of $10 \mathrm{k} \Omega, 1 \mathrm{k} \Omega$ and no unbalance.
Factors which will degrade multiplexer and system DC CMR are:

- Amplifier bias current and differential impedance mismatch.
- Load impedance mismatch.
- Multiplexer impedance and leakage current mismatch.
- Load and source common-mode impedance.

AC CMR rolloff is determined by the amount of common-mode capacitances (absolute and mismatch) from each stgnal line to ground. Larger capacitances will limit CMR at higher frequencies; thus, if good CMR is devired at higher frequencies, the common-mode capacitances and unbalance of signal lines and multiplexer to amplifier wirıng must be mınımized. Use twisted-shielded pair ugnal lines wherever possible.

## INSTALLATION \& OPERATING INSTRUCTIONS

The ENABLE input, pin 12, is included for expansion of the number of channels on a single-node as illustrated in Figure 5 With the ENABLE line at a logic 1, the channel is selected by the Channel Select Address (shown in the Truth Tables) If ENABLE is at logic 0 , all channels are turned OFF, even if the Channel Address Lines are active. If the ENABLE line is not to be used, simply tie it to logic 1

For the best settling time, the input wiring and interconnections between multıplexer output and driven devices should be kept as short as possible. When driving the digital inputs from TTL, open collector output with pullup resistors are recommended.
To preserve common-mode rejection of the MPC801 use twisted-shielded pair wire for signal lines and inter-tier connections and or multiplexer output lines. This will help common-mode capacitance balance and reduce stray stgnal pickup. If shields are used, all shields should be connected as close as possible to system analog common or to the common-mode guard driver.

## LOGIC LEVELS

The logic level is user-programmable as either TTLcompatible by leaving the $\mathrm{V}_{\mathrm{RII}}$ ( p ( 8 ) open or CMOScompatıble by connecting the $\mathrm{V}_{\mathrm{R} 1}$ t to $\mathrm{V}_{\mathrm{DI}}$ ( $(\mathrm{CMOS}$ supply voltage).

## 8-CHANNEL SINGLE-ENDED OPERATION

To use the MPC801 as an 8-channel single-ended multiplexer, output $A(p i n 18)$ is connected to output $B(\operatorname{pin} 2)$ to form a single output, then all three address lines ( $A_{\circ}$. $\mathrm{A}_{1}$, and $\mathrm{A}_{2}$ ) are used to address the correct channel.
The MPC801 can also be used as a dual channel singleended multiplexer by not connecting output A and B , but then only one channel in one of the multiplexers can be addressed at a time.

## 4-CHANNEL DIFFERENTIAL OPERATION

To use the MPC801 as an 4-channel differential multiplexer, connect address line $A_{2}$ to $-V_{C c}$ then use the remaining two address lines ( $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$ ) to address the correct channel. The differential inputs are the pairs of $A_{1}$ and $B_{1}, A_{2}$ and $B_{2}$, etc.

## TRUTH TABLES

MPC801 used as 8-channel single-ended multiplexer or 4-channel dual multiplexer.

| USE $A_{2}$ AS DIGITAL ADDRESS INPUT |  |  |  | "ON" CHANNEL TO |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ENABLE | $A_{2}$ | $A_{1}$ | $A_{0}$ | OUT A | OUT B |
| L | X | X | X | NONE | NONE |
| H | L | L | L | 1A | NONE |
| H | L | L | H | 2 A | NONE |
| H | L | H | L | 3A | NONE |
| H | L | H | H | 4A | NONE |
| H | H | L | L | NONE | 1B |
| H | H | L | H | NONE | 2 B |
| H | H | H | L | NONE | 3B |
| H | H | H | H | NONE | 4B |
| For 8-channel single-ended function, tie "out A" to "out B , for dual 4-channel function use the $A_{2}$ address pin to select between MUX A and MUX B, where MUX A is selected with $A_{2}$ low |  |  |  |  |  |

MPC 801 used as 4-channel differential multıplexer.

| A $_{2}$ CONNECT TO - ${ }_{\text {CC }}$ |  | "ON" CHANNEL TO |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ENABLE | $A_{1}$ | $A_{0}$ | OUT A | OUT B |
| L | X | X | NONE | NONE |
| $H$ | L | L | $1 A$ | $1 B$ |
| $H$ | L | $H$ | $2 A$ | $2 B$ |
| $H$ | $H$ | L | $3 A$ | $3 B$ |
| $H$ | $H$ | $H$ | $4 A$ | $4 B$ |

## CHANNEL EXPANSION

## Single-tier Expansion

L'p to eight M PC801's can be connected to a single node to torm a 64 -channel single-ended multiplexer or up to eight MPC801's can be connected to two nodes to form a 32 -channel differential multiplexer. Programming is accomplished with a 6 -bit address and a 1 of 8 decoder (Figure 5). The decoder drives the enable inputs of the MPC801, turning on only one multiplexer at a time.

## Two-tier Expansion

Up to nine MPC801's can be connected in a two-tier structure to form a 64 -channel single-ended multiplexer (Figure 6) or up to five MPC801's can be connected in a two-tier structure to form a 16 -channel differential multiplexer. Programming is accomplished with a 6-bit address.

## SINGLE VS MULTITIERED CHANNEL EXPANSION

In addition to reducing programming complexity, twotier configuration offers the added advantages over single-node expansion of reduced OFF channel current leakage (reduced Offset), better CMR, and a more reliable configuration if a channel should fail in the ON condition (short). Should a channel fail ON in the single-
node configuration, data cannot be taken from any channel, whereas only one channel group is failed (4 or 8) in the multitiered configuration.


Flic'RI 5 6t-Channel. Single-lier. Single-l nded I पpansion


FIGLRE. 6. 64-channel. Two-Tier, Single-Finded Expansion.


## SAMPLE / HOLD AMPLIFIERS

Sample/hold amplifiers are a key part of the complete data acquisition solution. For any application requiring use of a sample/hold amplifier, consider the variety of products listed in the following Selection Guides. Products range from the SHC298, a low cost solution for your mediumspeed 12-bit system, to the SHC600, a high-speed sample/hold optimized for high-bandwidth requirements.
Use of a carefully selected sample/hold can increase the sampling bandwidth of an analog-to-digital converter by up to four orders of magnitude, while insuring that an accurate value of the signal is captured at a specific point in time. In many applications not viewed as requiring high bandwidth data acquisition, optimum performance and cost may still be achieved by using combinations of very high speed multiplexers, sample/holds, and analog-todigital converters.


## SAMPLE / HOLD AMPLIFIERS SELECTION GUIDES

The Selection Guides show parameters for the high grade. Refer to the Product Data Sheet for a full selection of grades. Models shown in boldface are new products introduced since publication of the previous Burr-Brown IC Data Book.

SAMPLE/HOLD AMPLIFIERS Boldface $=$ NEW

| Description | Model | Gain Error <br> (\%) | Offset Error (mV) | Charge Offset (mV) | Acq Time ( $\mu \mathrm{s}$ max) |  | Temp Range ${ }^{(1)}$ | Pkg ${ }^{(2)}$ | Q, $\mathrm{Bl}^{(3)}$ <br> Screen | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fast, <br> High Accuracy | SHC76 | $\pm 0.02$ | $\pm 3$ | $\pm 6$ typ | 3 | 1 | Ind, Com, Mil | HMD | - | 8-3 |
| Fast, Industry Std | SHC85 | $\pm 0.01$ | $\pm 2$ | $\pm 2$ max | 4.5 | 125 | Com, Mil | HMD | Q | 8-7 |
| Low Cost, Fast Industry Std | SHC5320 | NA | $\pm 0.5$ | $\pm 1$ typ | 1.5 | 0.5 | Com, Mil | HCD | BI | 8-32 |
| Lowest Cost Industry Std | SHC298 | $\pm 0.01$ | $\pm 7$ | $\pm 25$ max | 10 | 100 | Com, Ind | $\begin{aligned} & \text { PDIP, } \\ & \text { MC, } \end{aligned}$ | BI | 8-11 |

HIGH-SPEED SAMPLE/HOLD AMPLIFIERS
Boldface $=$ NEW

| Description | Model | Gain Error <br> (\%) | Offset Error (mV) | $\begin{aligned} & \text { Ampl BW } \\ & -3 \mathrm{~dB} \\ & (\mathrm{MHz}) \end{aligned}$ | Acq <br> Time ( $\mu \mathrm{s}$ max) | Droop Rate ( $\mu \mathrm{V} / \mu \mathrm{s}$ ) | Temp Range ${ }^{(1)}$ | Input <br> Range <br> (Vp-p) | Pkg ${ }^{(2)}$ | $\mathbf{Q}^{(3)}$ <br> Screen | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Speed with Buffer | SHC803 | $\pm 0.1$ | $\pm 3$ | 16 | 0.35 | $\pm 5$ | Ind | 20 | HDIP | Q | 8-26 |
| High Speed | SHC804 | $\pm 0.1$ | $\pm 3$ | 16 | 0.35 | $\pm 5$ | Ind | 20 | HDIP | Q | 8-26 |
| Ultra-High Speed | SHC600 | $\pm 0.1$ | $\pm 5$ | 70 | 0.05 | $\pm 180$ | Ind | 2.5 | CDIP | Q | 8-18 |
|  | SHC601 | $\pm 2$ | $\pm 50$ | 100 | 0.022 | $\pm 100$ | Ind | 2.5 | CDIP | Q | 8-22 |
| Very High <br> Accuracy, <br> Fast | SHC702 | $\pm 0.1$ | $\pm 3$ | 3 | 0.8 | $\pm 2$ | Ind | 20 | 24-p DIP | - | 9.2-118 |

NOTES: (1) Temperature Range: $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, $\operatorname{Ind}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Mil}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) $\mathrm{MC}=$ Metal Can, PDIP $=$ Plastic DIP, HCD = Hermetic Ceramic DIP, CD = Ceramic DIP, HMD = Hermetic Metal DIP, SOIC = Surface Mount Package. (3) $Q$ indicates optional reliability screening is available for this model. BI indicates that an optional 160 hour burn-in is available for the model.

## SAMPLE/HOLD AMPLIFIER

## FEATURES

- FAST ( $6 \mu \mathrm{~s}$ max) ACQUISITION TIME (14-bit)
- APERTURE JITTER 400ps
- TYPICAL POWER DISSIPATION LESS THAN 250mW
- COMPATIBLE WITH HIGH RESOLUTION A/D CONVERTERS ADC76, PCM75, AND ADC71


## DESCRIPTION

The SHC76 is a fast, high-accuracy hybrid sample/hold circuit suitable for use in high-resolution data acquisition systems.
The SHC76 is complete with internal hold capacitor and incorporates an internal compensation network which minimizes sample-to-hold charge offset. The SHC76 is configured as a unity-gain inverter.
High-resolution converters such as the ADC76 and ADC71 are compatible with SHC76 in forming complete, 14-bit accurate analog-to-digital conversion systems.
The SHC76 comes in a 14 -pin single-wide hermetic metal DIP. Power supply requirements are specified from $\pm 14.5 \mathrm{~V}$ to $\pm 15.5 \mathrm{~V}$ with guaranteed operation from $\pm 11.4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$. Input voltage range is $\pm 10 \mathrm{~V}$. The SHC76 is available in two temperature ranges: KM , for $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; and BM , for $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operation.


PDS-641A

## SPECIFICATIONS

## ELECTRICAL

Typical at $+25^{\circ} \mathrm{C}$ and nominal power supply voltage of $\pm 15 \mathrm{~V}$ unless otherwise noted

| MODEL | SHC76KM/BM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| PARAMETER | MIN | TYP | MAX |  |
| ANALOG INPUT <br> Voltage Range Overvoltage, no damage Impedance | $\pm 10$ | 3000 | $\pm 15$ | $\begin{aligned} & V \\ & V \\ & \Omega \end{aligned}$ |
| DIGITAL INPUT <br> (TTL-Compatible) Track Mode, Logic "1" Hold Mode, Logic " 0 " $\mathrm{I}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IH}}=24 \mathrm{~V}$ $\mathrm{I}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IL}}=04 \mathrm{~V}$ | $\begin{gathered} 20 \\ 0 \end{gathered}$ |  | $\begin{array}{r} 5.5 \\ 0.8 \\ 400 \\ 1000 \end{array}$ | $\begin{gathered} V \\ V \\ \mu A \\ \mu A \end{gathered}$ |
| ANALOG OUTPUT <br> Voltage <br> Current <br> Short-Circuit Current Impedance |  | $\begin{gathered} \pm 10 \\ 5 \\ 20 \\ 1 \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| DC ACCURACY/STABILITY <br> Gain <br> Gain Error <br> Gain Nonlınearity <br> ( $\pm 10 \mathrm{~V}$ Output Track) <br> Gain Temperature Coefficient <br> Offset Voltage ${ }^{\text {(11 }}$ <br> Output Offset at $\mathrm{T}_{\text {min }} \mathrm{T}_{\text {max }}$ (Track) |  | $\begin{gathered} -1.00 \\ \pm 001 \\ \pm 0001 \\ 1 \\ \pm 6 \end{gathered}$ | $\begin{gathered} \pm 002 \\ 5 \\ \pm 3 \end{gathered}$ | $\begin{gathered} \mathrm{V} / \mathrm{V} \\ \% \\ \mathrm{\%} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} \\ \\ \mathrm{mV} \end{gathered}$ |
| TRACK MODE DYNAMICS <br> Frequency Response <br> Small Sıgnal ( -3 dB ) <br> Full Power Bandwidth Slew Rate <br> Noise in Track Mode (DC to 10 MHz ) |  | $\begin{aligned} & 1.5 \\ & 0.5 \\ & 30 \\ & \\ & 200 \end{aligned}$ |  | MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{V}$ rms |
| TRACK-TO-HOLD <br> SWITCHING <br> Aperture Time <br> Aperture Uncertainty (Jitter) <br> Offset Step (Pedestal) <br> Pedestal at Temp <br> KM grade <br> BM grade <br> Switching Transient <br> Amplitude <br> Settling to 1 mV <br> Settling to 0.3 mV |  | $\begin{aligned} & 30 \\ & 0.4 \\ & \pm 2 \\ & \pm 4 \\ & \pm 6 \\ & \\ & 200 \\ & 0.5 \\ & 1.0 \end{aligned}$ | $\pm 4$ $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| HOLD MODE DYNAMICS <br> Droop Rate <br> Droop Rate at $\mathrm{T}_{\text {max }}$ Feedthrough Rejection ( 10 V p-p, 20kHz) | 74 | $\begin{aligned} & 0.1 \\ & 86 \end{aligned}$ | $\begin{aligned} & 10 \\ & 100 \end{aligned}$ | $\mu \mathrm{V} / \mu \mathrm{s}$ <br> $\mu \mathrm{V} / \mu \mathrm{s}$ <br> dB |
| HOLD-TO-TRACK DYNAMICS <br> Acquisition Time <br> To $\pm 001 \%$ of 20 V <br> To $\pm 0003 \%$ of 20 V |  | $\begin{aligned} & 1.5 \\ & 4.0 \\ & \hline \end{aligned}$ | $\begin{array}{r} 3.0 \\ 6.0 \\ \hline \end{array}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| POWER REQUIREMENTS <br> Nominal Voltages for Rated Performance <br> Operating Range ${ }^{(2)}$ <br> Power Supply Rejection <br> Supply Current. +Vs <br> $-\mathrm{V}_{\mathrm{s}}$ <br> Power Dissipation | $\begin{aligned} & \pm 145 \\ & \pm 114 \end{aligned}$ | $\begin{gathered} \pm 150 \\ \\ 100 \\ 15 \\ -4 \\ 300 \end{gathered}$ | $\begin{gathered} \pm 15.5 \\ \pm 18.0 \\ \\ 20 \\ -10 \\ 500 \end{gathered}$ | $\begin{gathered} V \\ V \\ \mu \mathrm{~V} / \mathrm{V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mW} \end{gathered}$ |
| TEMPERATURE RANGE <br> Operatıng KM grade BM grade <br> Storage | $\begin{gathered} 0 \\ -25 \\ -55 \end{gathered}$ |  | $\begin{array}{r} +70 \\ +85 \\ +125 \end{array}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

[^8]
## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$



NOTES (1) Absolute maxımum ratıngs are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired Functional operation under any of these conditions is not necessarily implied (2) Internal power dissipation may limit output current to less than +20 mA (3) WARNING: This device cannot withstand even a momentary short circuit to either supply.

## PIN ASSIGNMENTS

| Pin | Description | Pin | Description |
| :---: | :--- | ---: | :--- |
| 1 | Digital Input | 8 | Analog Output |
| 2 | No Connection | 9 | Offset Adjust |
| 3 | No Connection | 10 | No Connection |
| 4 | Digital Ground | 11 | +15V Supply |
| 5 | No Connection | 12 | Summing Junction |
| 6 | Analog Ground | 13 | Analog Input |
| 7 | Offset Adjust | 14 | -15V Supply |

## MECHANICAL




## DISCUSSION OF SPECIFICATIONS

## throughput nonlinearity

Defined as total Hold mode, nonadjustable, input to output error caused by charge offset, gain nonlinearity, droop, feedthrough, and thermal transients. It is the inaccuracy due to these errors which cannot be corrected by Offset and Gain adjustments.

## GAIN ERROR

The difference between the input and output voltage magnitude (in the Sample mode) due to the amplifier gain errors.

## DROOP RATE

The voltage decay at the output when in the Hold mode due to storage capacitor and FET switch leakage current and the input bias current of the output amplifier.

## FEEDTHROUGH

The amount of output voltage change caused by an input voltage change when the sample/hold is in the Hold mode.

## APERTURE DELAY TIME

The time required to switch from Sample to Hold. The time is measured from the $50 \%$ point of the Hold mode control transisition to the time at which the output stops tracking the input.

## APERTURE UNCERTAINTY TIME

The nonrepeatibility of aperture delay time.

## ACQUISITION TIME

The time required for the sample/hold output to settle within a given error band of its final value when the sample/hold is switched from Hold to Sample.

## CHARGE OFFSET (PEDESTAL)

The output voltage change that results from charge coupled into the Hold capacitor through the gate capacitance of the switching field effect transistor. This charge appears as an offset at the output.

## SAMPLE-TO-HOLD SWITCHING TRANSIENT

The switching transient which appears on the output when the sample/hold is switched from Sample to Hold. Both the magnitude and the settling time of the transient are specified.


FIGURE 1. Definition of Acquisition Time, Droop and Sample-to-Hold Transient.

## SAMPLED DATA ACQUISITION SYSTEM CALCULATIONS

The rated accuracy of an A/D converter in combination with the aperture uncertainty of a sample/hold determine the maximum theoretical input slew rate (frequency) of a given sampled data system.

Sine Wave $\mathrm{f}_{\mathrm{MAX}}=\left(2^{-\mathrm{N}}\right.$ FSR $) \div(2 \pi \mathrm{At})$
A $=$ max Input Signal Amplitude (peak-to-peak)
FSR $=$ Full-Scale Range of A/D Converter
$\mathrm{t}=$ Aperture Uncertainty of S/H (jitter)
$\mathrm{N}=$ Number of Bits Accuracy
Given below are the maximum input frequencies of two A/D converters in conjunction with the SHC76:

SHC76 13-bit Sine Wave $\mathrm{f}_{\text {MAX }}=$

$$
\begin{aligned}
& (0.000122 \times 20 \mathrm{~V}) \div(2 \times \pi \times 20 \mathrm{~V} \times 0.4 \mathrm{~ns}) \\
& =48.6 \mathrm{kHz}
\end{aligned}
$$

SHC76 14-bit Sine Wave $\mathrm{f}_{\text {MAX }}=$

$$
\begin{aligned}
& (0.000061 \times 20 \mathrm{~V}) \div(2 \times \pi \times 20 \mathrm{~V} \times 0.4 \mathrm{~ns}) \\
& =24.3 \mathrm{kHz}
\end{aligned}
$$

The maximum throughput rate is determined by adding all critical conversion process times together. Throughput rate cannot exceed the maximum input frequency determined by the accuracy and jitter specs without degrading system performance. Two samples per period of a sine wave are required to satisfy the Nyquist sampling theorem. A low-pass filter is required to cut off frequencies higher than the maximum throughput frequency to prevent aliasing errors from occurring.

Throughput $\mathrm{f}_{\text {MAX }}$ (2 samples) $=$
$1 \div[2(\mathrm{~S} / \mathrm{H}$ acquisition time +
$\mathrm{S} / \mathrm{H}$ settling time $+\mathrm{A} / \mathrm{D}$ conversion time $)$ ]
Table $I$ is a listing of various $A / D$ throughput rates using the SHC76 S/H amplifier (assuming two samples per period).

TABLE I. A/D Converter Throughput Rates.

| Converter | Accuracy <br> (Bits) | Conversion <br> Speed ( $\mu \mathbf{s}$ ) | Resolution <br> (Bits) | Throughput <br> $\mathbf{f}_{\text {MAX }}(\mathbf{k H z})$ |
| :--- | :---: | :---: | :---: | :---: |
| ADC76KG | 14 | 17 | 16 | 192 |
|  | 14 | 16 | 15 | 200 |
|  | 14 | 15 | 14 | 20.8 |
| ADC76JG | 13 | 17 | 16 | 238 |
|  | 13 | 16 | 15 | 25.0 |
|  | 13 | 15 | 14 | 263 |
| ADC71KG | 14 | 57 | 16 | 758 |
|  | 14 | 54 | 15 | 794 |
|  | 14 | 50 | 14 | 847 |
| ADC71JG | 13 | 57 | 16 | 820 |
|  | 13 | 54 | 15 | 8.62 |
|  | 13 | 50 | 14 | 926 |

## APPLICATIONS

Figures 2 and 3 show the SHC76 in combination with an ADC76 and ADC71 to provide 14-bit accurate A/D conversion systems.


FIGURE 2. A 20 kHz A/D Conversion System (14-bit accurate).


FIGURE 3. An $8.47 \mathrm{kHz} \mathrm{A/D}$ Conversion System (14-bit accurate).


## Fast IC SAMPLE/HOLD AMPLIFIERS

## FEATURES

- 14-PIN DIP PACKAGE
- $5 \mu$ sec ACQUISITION TIME
- COMPLETE WITH HOLDING CAPACITOR
- $\pm 0.01 \%$ ACCURACY
- $-55^{\circ} \mathrm{C}$ TO $+125^{\circ} \mathrm{C}$ TEMPERATURE RANGE (SHC85ET)


## DESCRIPTION



The SHC85 is designed to acquire and hold up to $\pm 10 \mathrm{VDC}$ analog signals to an accuracy of $\pm 0.01 \%$ of full scale range in $5 \mu \mathrm{sec}$ for a 20 -volt step or $4.5 \mu \mathrm{sec}$ for a 10 VDC step. Featuring internally compensated circuits normally found only in more expensive and larger sample/holds, the SHC85 offers ultra-liner performance and fast acquisition speeds for the most demanding data acquisition and control applications.
Two models are available: the SHC85 is specified for $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ operation, and the SHC 85 ET is specified for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation.
The SHC85/SHC85ET are well suited for use in:
Data Acquisition Systems
Data Distribution Systems
Analog Delay Circuits
Pulse Amplitude Modulation Circuits
Waveform Amplitude Measurement

Typical at $25^{\circ} \mathrm{C}$ with rated supply and a 1000 pF internal capacitor unless otherwise noted


NOTE

1. Small signal bandwidth is 3 MHz

## DEFINITION OF SPECIFICATIONS

## DYNAMIC NONLINEARITY

This is the total nonadjustable input to output error. This specification includes throughput nonlinearity and errors due to droop, thermal transients and feedthrough, in short, all errors that cannot be adjusted to zero for a 10 V input change after a $5 \mu \mathrm{sec}$ acquisition time and a 1 msec hold tıme. Offset errors must be adjusted to rero by the oftset control and gain errors must be adjusted to cero by a gain adjustment elsewhere in the system (gain adjust not included in SHC85).

## GAIN ACCURACY

The difference due to amplifier gain errors between Input and Output voltage when in the "sample" mode.

## DROOP RATE

The voltage decay at the output when in the "hold" mode due to storage capacitor. FET switch leakage currents. and output amplifier bias current.

## FEEDTHROUGH

The amount of the input voltage change that appears at the output when the amplifier is in the "hold" mode (see Figure 1).

## THROUGHPUT - NONLINEARITY

The total charge offset and gain nonlınearity. That is, the inaccuracy due to these two errors that cannot be corrected by gain and offset adjustments. Throughput nonlinearity is specified over the 20 V input range.

## THROUGHPUT OFFSET

The sum of sample offset and charge offset.

## CHARGE OFFSET

The offset that results from charge transferred from the holdıng capacitor to the gate capacitance of the switching FET. This charge is partially restored by a special compensation circuit when the unit goes into the "hold" mode.

## ACQUISITION TIME

The time required for the output to settle to its final value within a glven error band, when the Mode control is switched from "hold" to "५ample" (see Figure 2).

## APERTURE TIME

The time required to switch from "sample" to "hold". The tume is measured from the 50'; point of the mode control transition to the tıme at which the output stops tracking the input


FIGURE 1. Example of Specifictions.


FIGURE 2. Acquistion Time vs Full Scale Range Error.

## OPERATING INSTRUCTIONS

TCR of 150 ppm "C or less as shown in the Connection Diagram. The offset should be adjusted with the input grounded. During the adjustment, the sample hold should be switching continuously between the "sample" and the "hold" mode. The error should then be adjusted to zero where the unit is in the "hold" mode. In this way, charge offset as well as amplifier offset will be adjusted.

FIGURE 3. Acquisition Time vs External Capacitor.


## OPTIONAL EXTERNAL CAPACITOR SELECTION

The value of the external capacitor determines the droop, charge offset and acquisition time of the sample, hold. Both droop and charge offset will vary linearly with capacitance from the values given in the specification table.
Figure 3 shows the behavior of acquisition tıme with added external capacitance. The behavior of droop with external $C$ is determıned by:

$$
\text { Droop }=\mathrm{dv} \mathrm{dt}=\left(0.5 \times 10^{-9}\right)\left(1000 \mathrm{pF}+\mathrm{C}_{\mathrm{w}}\right)
$$

Capacitors with high insulation resistance and low dielectric absorption, such as teflon or polystyrene should be used as storage elements (polystyrene should not be used above $+85^{\circ} \mathrm{C}$ ). Care should be taken in the printed circuit layout to minimize leakage currents from the capacitor; this will minımize droop errors.

## OFFSET ADJUSTMENT

Connect a $2 \mathrm{k} \Omega$ to $5 \mathrm{k} \Omega$ multiturn potentiometer with a

## APPLICATIONS

## DATA ACQUISITION SYSTEM

The SHC85 makes an excellent device for reducing aperture time in a data acquisition system. When combined with Burr-Brown's 16-channel MPC-16S Analog Multiplexer and ADC85 10- or 12-bit A D Converter, you can have a compact 16 -channel data acquistion system with $50 \mathrm{kH} /$ to $65 \mathrm{kH} /$ throughput sampling rates and 0.02 percent (RSS) system accuracy.


## SIMULTANEOUS SAMPLE/HOLD

Time correlation of sampled data signals may be implemented by using one sample, hold for each analog signal prior to input to an analog multiplexer. The SCH85 low aperture time of 30 nsec practically eliminated channel-to-channel time slew. The throughput sampling rate and the number of data channels will determine the maximum Hold time and hence, the worst-case droop error of the sample hold in the last channel to be sampled prior to the next "refresh" or sample hold command. This droop error may be minimized by adding external capacitance to the SHC85 as shown in Figure 3.
The droop error is computed by:
MAX DROOP ERROR (CHANNEL. N)=(T x n) (Droop rate)

Where $T=1$ System Sampling Rate and $n=$ number of multiplexer data channels.
EXAMPLE:
For a 10-bit, 32-channel system with throughput sample rate of 50 kH , assuming no external capacitance, the droop error of channel N is:
Droop Error $\left(\mathrm{E}_{1}\right)=[(150 \mathrm{k} \Omega) \times 32]\left[\left(500 \times 10^{*}\right)\right]=320 \mu \mathrm{~V}$.
For $\pm 10 \mathrm{~V}$ input signal range and 10 -bit resolution, the resolution of $\pm 12 \mathrm{~L} . \mathrm{SB}$ is $\pm 9.77 \mathrm{mV}$. This droop error is less than 0.016L.SB (negligible), and no external (' need be added to reduce the droop of the SHC85.

## Monolithic SAMPLE/HOLD AMPLIFIER

## FEATURES

- 12-BIT THROUGHPUT ACCURACY
- LESS THAN $10 \mu$ S ACQUISITION TIME
- WIDEBAND NOISE LESS THAN $20 \mu \mathrm{Vrms}$
- RELIABLE MONOLITHIC CONSTRUCTION
- $10^{10} \Omega$ INPUT RESISTANCE
- TTL/CMOS-COMPATIBLE LOGIC INPUT

Mode Control (S/H) Input


## DESCRIPTION

The SHC298 and SHC298A are high-performance monolithic sample/hold amplifiers featuring high DC accuracy with fast acquisition times and a low droop rate. Dynamic performance and holding performance can be optimized with proper selection of the external holding capacitor. With a 1000 pF holding capacitor, 12 -bit accuracy can be achieved with a $6 \mu$ s acquisition time. Droop rates less than $5 \mathrm{mV} / \mathrm{min}$ are possible with a $1 \mu \mathrm{~F}$ holding capacitor.
These sample/holds will operate over a wide supply voltage ranging from $\pm 5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ with very little change in performance. A separate Offset Adjust pin is used to adjust the offset in either the Sample or the Hold modes. The fully differential logic inputs have low input current, and are compatible with TTL, 5 V CMOS, and CMOS logic families.
The SHC298AM is available in a hermetically sealed 8 -pin TO-99 package and is specified over a temperature range from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The SHC298JP and SHC298JU are 8-pin plastic DIP and SOIC packaged parts specified over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.
The SHC298AJP, specified over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, is available in an 8-pin plastic DIP. The SHC298A grade features improved Gain and Offset Error, improved drift over temperature, and faster Acquisition Time.
The SHC298 family is a price-performance bargain. It is well suited for use with several 12-bit A/D converters in data acquisition systems, data distribution systems, and analog delay circuits.

## SPECIFICATIONS

## ELECTRICAL

Seecifications at $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V}$ supplies, 1000 pF holding capacitor, $-115 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq+115, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$, Logic Reference Voltage $=0 \mathrm{~V}$, and Logıc Voltage $=$ 25 V unless otherwise noted

| PARAMETER | SHC298AM/JP/JU |  |  | SHC298AJP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |
| ANALOG INPUT Resistance Bias Current ${ }^{\text {(1) }}$ |  | $\begin{gathered} 10^{10} \\ 10 \end{gathered}$ | 50 |  | * | 25 | $\begin{gathered} \Omega \\ n A \end{gathered}$ |
| DIGITAL INPUT | Pin 7 |  | Pın8 |  | Circuit State |  |  |
| Mode Control Truth Table | $\begin{gathered} \mathrm{oV} \\ \mathrm{OV} \\ +2.4 \mathrm{~V} \\ +0.8 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & +2.4 \mathrm{~V} \\ & +08 \mathrm{~V} \\ & +2.8 \mathrm{~V} \\ & +2.8 \mathrm{~V} \end{aligned}$ |  | ```Sample (Track) Hold Hold Sample (Track)``` |  |  |
| Mode Control and Mode Control Reference Input Current Differentıal Logic Threshold | 08 | 1.4 | $\begin{aligned} & 10 \\ & 24 \\ & \hline \end{aligned}$ |  |  |  | $\stackrel{\mu}{\mathrm{A}}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |
| ACCURACY ( $+25^{\circ}$ C) <br> Throughput Nonlinearity for Hold Time $<1 \mathrm{~ms}$ Gain <br> Gain Error <br> Input Voltage Offset (adjust to zero) ${ }^{\text {(1) }}$ <br> Droop Rate ${ }^{(1)}$ <br> Charge Offset ${ }^{(2)}$ <br> Noise (rms) 10 Hz to 100 kHz <br> Power Supply Rejection |  | $\begin{gathered} \pm 0.010 \\ +10 \\ \pm 0.004 \\ \pm 2 \\ \pm 30 \\ \pm 15 \\ 10 \\ \pm 25 \end{gathered}$ | $\begin{gathered} \pm 0015 \\ \pm 0.010 \\ \pm 7 \\ \pm 200 \\ \pm 25 \\ 20 \\ \pm 100 \end{gathered}$ |  | $\begin{gathered} * \\ * \\ \pm 0.001 \\ \pm 1 \\ * \\ * \\ * \\ * \end{gathered}$ | $\begin{gathered} \pm 0.005 \\ \pm 2 \\ \pm 100 \end{gathered}$ | $\begin{gathered} \% \text { of } 20 \mathrm{~V} \\ \mathrm{~V} / \mathrm{V} \\ \% \\ \mathrm{mV} \\ \mu \mathrm{~V} / \mathrm{ms} \\ \mathrm{mV} \\ \mu \mathrm{~V} \\ \mu \mathrm{~V} / \mathrm{V} \end{gathered}$ |
| ACCURACY DRIFT <br> Gain Drift Input Offset Drift Charge Offset Drift C=1000pF Charge Offset Drift C $=10,000 \mathrm{pF}$ Droop Rate at $\mathrm{T}_{\mathrm{J}}=+85^{\circ} \mathrm{C}$ |  | $\begin{gathered} 3 \\ 15 \\ 50 \\ 20 \\ 1 \end{gathered}$ | $\begin{gathered} 4 \\ 70 \\ 150 \\ 50 \\ 10 \end{gathered}$ |  | 1 $*$ $*$ $*$ | 2 25 $*$ $*$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{mV} / \mathrm{ms}$ |
| DYNAMIC CHARACTERISTICS <br> Full Power Bandwidth, $C=1000 \mathrm{pF}$ <br> Full Power Bandwidth, $C=10,000$ pF <br> Output Slew Rate, $\mathrm{C}=1000 \mathrm{pF}$ <br> Output Slew Rate, $C=10,000 \mathrm{pF}$ <br> Aperture Time Negative Input Step Positive Input Step <br> Acquisition Time ( $\mathrm{C}=1000 \mathrm{pF}$ ). to $\pm 001 \%, 10 \mathrm{~V}$ step to $\pm 001 \%, 20 \mathrm{~V}$ step to $\pm 0.1 \%, 10 \mathrm{~V}$ step to $\pm 0.1 \%, 20 \mathrm{~V}$ step <br> Sample/Hold Transient: Peak Amplitude <br> Settling to 1 mV <br> Feedthrough (Response to 10V Input Step) | $\begin{gathered} 75 \\ 10 \\ 7 \\ 1.4 \end{gathered}$ | 125 16 10 2 200 150 6 8 5 7 160 1.0 $\pm 0.007$ | $\begin{gathered} 250 \\ 200 \\ 10 \\ 12 \\ 9 \\ 11 \\ \\ 15 \\ \pm 0.015 \end{gathered}$ | * |  | $\begin{gathered} * \\ * \\ * \\ * \\ 6 \\ * \\ \\ * \\ \pm 0.0075 \end{gathered}$ | kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ <br> ns <br> ns <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> mV <br> $\mu \mathrm{s}$ <br> $\%$ of 20 V |
| OUTPUT |  |  |  |  |  |  |  |
| ANALOG OUTPUT <br> Voltage Range Current Range Impedance (in hold mode) | $\begin{gathered} \pm 11.5 \\ \pm 2 \end{gathered}$ | 0.5 | 4 | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| POWER SUPPLY <br> Rate Voltage Range Current ${ }^{(1)}$ | $\pm 5.0$ | $\begin{aligned} & \pm 15 \\ & \pm 45 \end{aligned}$ | $\begin{gathered} \pm 18 \\ \pm 6.5 \end{gathered}$ | * |  | * | $\begin{aligned} & \text { VDC } \\ & \text { VDC } \\ & \mathrm{mA} \end{aligned}$ |

*Same as specifications for SHC298AM/JP/JU
NOTES. (1) These parameters guaranteed over a supply voltage range of $\pm 5 \mathrm{~V}$ to $= \pm 18 \mathrm{~V}$. (2) Charge offset is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF , for instance, will create an additional 0.5 mV step with a 5 V logic swing and a $0.01 \mu \mathrm{~F}$ hold capacitor Magnitude of the charge offset is inversely proportional to hold capacitor value.

## PIN DESIGNATIONS



## MECHANICAL




| Supply Voltage | 18 V |
| :---: | :---: |
| Power Dissipation (Package Limitation) | 500 mW |
| Junction Temperature, $\mathrm{T}_{\text {J max }}$ |  |
| AM. | . $125^{\circ} \mathrm{C}$ |
| JP, JU. | . $100^{\circ} \mathrm{C}$ |
| Operatıng Temperature Range | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Input Voltage | Equal to Supply Voltage |
| Logıc-to-Logic Reference Differential Vo | ge ${ }^{(1)} \ldots \ldots \ldots \ldots+7 \mathrm{~V},-30 \mathrm{~V}$ |

## BURN-IN SCREENING

Burn-in screening is available for both plastic and TO-99 metal can packages. Burn-in duration is 160 hours at the temperature (or equivalent combination of time and temperature) indicated below:

Plastic "-BI" models: $+85^{\circ} \mathrm{C}$
TO-99 "-BI" models: $+125^{\circ} \mathrm{C}$
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

Output Short Circuit Duration
Hold Capacitor Short Circuit Duration .
.... 10s
Lead Temperature (soldering, 10s) . . . . . . . . . . . . . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$

NOTE (1) Although the differential voltage may not exceed the lımits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit For proper logic operation, however, one of the logic pins must always be at least 2 V below the positive supply and 3 V above the negative supply

## ORDERING INFORMATION

| Model | Package | Temperature Range |
| :---: | :---: | :---: |
| SHC298AM | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| SHC298JP | 8-pin DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SHC298JU | 8-lead SOIC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SHC298AJP | 8-pIn DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| BURN-IN SCREENING OPTION <br> See text for details |  |  |
| Model | Package | Temperature Range |
| SHC298AM-BI | TO-99 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| SHC298JP-BI | 8-pin DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SHC298JU-BI | 8-lead SOIC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| SHC298AJP-BI | 8-pin DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## TYPICAL PERFORMANCE CURVES




CHARGE OFFSET


ACQUISITION TIME


SAMPLE-TO-HOLD TRANSIENT SETTLING TIME


OUTPUT NOISE




## DISCUSSION OF SPECIFICATIONS

## THROUGHPUT NONLINEARITY

Throughput nonlinearity is defined as total Hold mode, nonadjustable, input to output error caused by charge offset, gain nonlinearity, 1 ms of droop, feedthrough, and thermal transients. It is the inaccuracy due to these errors which cannot be corrected by offset and gain adjustments. Throughput nonlinearity is tested with a 1000 pF holding capacitor, 10 V input changes, $10 \mu \mathrm{~s}$ acquisition time, and lms Hold time (see Figure 1).


## GAIN ACCURACY

Gain Accuracy is the difference between Input and Output voltage (when in the Sample mode) due to amplifier gain errors.

## DROOP RATE

Droop Rate is the voltage decay at the output when in the Hold mode due to storage capacitor. FET switch leakage currents, and output amplifier bias current.

## FEEDTHROUGH

Feedthrough is the amount of the input voltage change that appears at the output when the amplifier is in the Hold mode.


FIGURE 1. Sample Hold Errors.

## APERTURE TIME

Aperture Time is the time required to switch from Sample to Hold. The time is measured from the $50 \%$ point of the mode control transition to the time at which the output stops tracking the input.

## ACQUISITION TIME

Acquisition Time is the time required for the sample/hold output to settle within a given error band of its final value when the mode control is switched from Hold to Sample.

## CHARGE OFFSET

Charge Offset is the offset that results from the charge coupled through the gate capacitance of the switching FET. This charge is coupled into the storage capacitor when the FET is switched to the "hold" mode.

## OPERATING INSTRUCTIONS

## EXTERNAL CAPACITOR SELECTION

Capacitors with high insulation resistance and low dielectric absorption, such as teflon, polystyrene or polypropylene units, should be used as storage elements (polystyrene should not be used above $+85^{\circ} \mathrm{C}$ ). Care should be taken in the printed circuit layout to minimize AC and DC leakage currents from the capacitor to reduce chage offset and droop errors.

The value of the external capacitor determines the droop. charge offset and acquisition time of the Sample. Hold. Both droop and charge offset will vary linearly with capacitance from the values given in the specification table for a $0.001 \mu \mathrm{~F}$ capacitor. With a capacitor of $0.01 \mu \mathrm{~F}$ the droop will reduce to approximately $2.5 \mu \mathrm{~V} / \mathrm{ms}$ and the charge offset to approximately 1.5 mV . The behavior of acquisition time with changes in external capacitance is shown in the Typical Performance Curves.

## OFFSET ADJUSTMENT

The offset should be adjusted with the input grounded. During the adjustment, the sample/hold should be switching continuously between the Sample and the Hold mode. The error should then be adjusted to zero when the unit is in the Hold mode. In this way, charge offset as well as amplifier offset will be adjusted. When a $0.001 \mu \mathrm{~F}$ capacitor is used, it will not be possible to adjust the full offset error at the sample/hold. It should be adjusted elsewhere in the system.

## APPLICATIONS

## DATA ACQUISITION

The SHC298 may be used to hold data for conversion with an analog-to-digital converter or used to provide Pulse Amplitude Modulation (PAM) data output (see Figures 2 and 3).


FIGURE 2. Data Acquisition.


FIGURE 3. PAM Output.

## DATA DISTRIBUTION

The SHC298 may be used to hold the output of a digital-to-analog converter whose digital inputs are multiplexed (see Figure 4).


FIGURE 4. Data Distribution.

## TEST SYSTEMS

The SHC298 is also well suited for use in test systems to acquire and hold data transients for human operators or for other parts of the test system such as comparators, digital voltmeters, etc.

With a $0.1 \mu \mathrm{~F}$ storage capacitor, the output may be held 10 seconds with less than $0.1 \%$ error. With a $1 \mu \mathrm{~F}$ storage capacitor, the output may be held more than 15 minutes with less than $1 \%$ error.

## CAPACITIVE LOADING

SHC298 is sensitive to capacitive loading on the output and may oscillate. When driving long lines, a buffer should be used.

## HIGH SPEED DATA ACQUISITION

The minimum sample time for one channel in a data acquisition system is usually considered to be the acquisition time of the sample/hold plus the conversion time of the analog-to-digital converter. If two or more sample/ holds are used with a high-speed multiplexer, the acquisition time of the sample/hold can be virtually eliminated. While the first channel is in hold and switched on to the ADC, the multiplexer may be addressed to the next channel. The second sample/hold will have acquired this data by the time the conversion is complete. Then, the sample/holds reverse roles and another channel is addressed (see Figure 5) Fow low-level systems, and instrumentation amplifier and double-ended multiplexer may be connected to the sample/hold inputs. The settling time of the multiplexer, instrumentation amplifier, and sample/hold can be eliminated from the channel conversion time as before.


FIGURE 5 "Ping-Pong" Sample Holds.

BURR-BROWN®


## Ultra-High Speed SAMPLE/HOLD AMPLIFIER

## FEATURES

- CLOSED-LOOP OUTPUT AMPLIFIER
- $\pm 0.01 \%$ FSR LINEARITY max
- ACQUISITION TIME (2.5V STEP):

1\% FSR 17ns typ
$0.1 \%$ FSR 27ns typ
0.02\% FSR 4Ons typ

- 300V/ $\mu$ S SLEW RATE
- 24-PIN CERAMIC DIP
- VERY LOW DISTORTION


## DESCRIPTION

The SHC600 is a high speed sample/hold amplifier designed for use in ultra-fast, 12-bit data acquisition and signal processing systems. It acquires input step changes of 2.5 V to $1 \%$ accuracy in 17 ns and $0.02 \%$ accuracy in 40 ns , typically. The closed-loop output amplifier provides a maximum linearity error of $\pm 0.01 \%$ with a low output impedance of $0.4 \Omega$. The gain has been optimized to drive $100 \Omega$ loads with a gain error of less than $\pm 0.1 \%$.
In the sample mode the SHC600 operates as a unitygain buffer with a small signal bandwidth of 70 MHz . Input voltage range is $\pm 2 \mathrm{~V}$.
The hold command is ECL-compatible.

## APPLICATIONS

- SUCCESSIVE-APPROXIMATION ADCs
- IMPROVING FLASH ADCs
- WAVEFORM DIGITIZERS
- VIDEO
- Peak detectors
- BOXCAR INTEGRATORS
- DOWN CONVERTERS



## SPECIFICATIONS

## ELECTRICAL

At $+25^{\circ} \mathrm{C}$ and rated power supplies and $100 \Omega$ in parallel with $3 p F$ load unless otherwise specified

| PARAMETER | SHC600BH |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SAMPLE/HOLD INPUTS |  |  |  |  |
| ANALOG <br> Voltage Range <br> Rin <br> Input Bias Current <br> DIGITAL (ECL Compatıble) <br> $\mathrm{V}_{\mathrm{IH}}$ (HOLD) <br> $\mathrm{V}_{\mathrm{IL}}$ (SAMPLE) <br> $\mathrm{I}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{IN}}=-11 \mathrm{~V}$ <br> $\mathrm{I}_{\mathrm{LL}}, \mathrm{V}_{\mathrm{IN}}=-18 \mathrm{~V}$ | $\begin{gathered} -1.1 \\ -1.8 \\ 0.5 \end{gathered}$ | $\begin{gathered} \pm 1.25 \\ 1.5 \\ 20 \end{gathered}$ | $\pm 2$ 35 -0.8 -15 265 | V $M \Omega$ $\mu \mathrm{A}$ V V $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| SAMPLE/HOLD OUTPUT |  |  |  |  |
| Voltage Range <br> Output Current <br> Short Circuit Protection <br> Output Impedance (at DC) <br> Noise in Track Mode (wideband 200 MHz into $50 \Omega$ load) | $\pm 40$ | $\pm 125$ Momentary (1s) 04 400 | $\pm 2$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \\ \Omega \\ \mu \mathrm{Vrms} \end{gathered}$ |
| SAMPLE/HOLD TRANSFER CHARACTERISTICS |  |  |  |  |
| DC ACCURACY/STABILITY <br> Gain <br> Gain Error <br> Temperature Coefficient <br> Linearity Error ( $\pm 125 \mathrm{~V}$ Input) <br> Zero Offset <br> Temperature Coefficient <br> Power Supply Sensitivity of Offset: $V_{D D 1}(+5 \mathrm{~V})$ <br> $\mathrm{V}_{\mathrm{DD} 2}(-52 \mathrm{~V})$ <br> $+V_{c c}(+15 \mathrm{~V})$ <br> $-\mathrm{V}_{\mathrm{cc}}(-15 \mathrm{~V})$ |  | $\begin{gathered} \pm 1 \\ \pm 0.1 \\ \pm 5 \\ \pm 0.002 \\ \pm 2 \\ \pm 50 \\ \pm 1 \\ \pm 4 \\ \pm 5 \\ \pm 9 \\ \hline \end{gathered}$ | $\pm 20$ $\pm 001$ $\pm 5$ $\pm 150$ $\pm 3$ $\pm 13$ $\pm 10$ $\pm 15$ | VN $\%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\%$ of $\mathrm{FSR}^{(1)}$ mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mathrm{mV} / \mathrm{V}$ $\mathrm{mV} / \mathrm{V}$ $\mathrm{mV} / \mathrm{V}$ $\mathrm{mV} / \mathrm{V}$ |
| HOLD-TO-TRACK (SAMPLE) DYNAMICS <br> Acquisition Time (with 25 V step) ${ }^{(1)} \quad$ To within $\pm 1 \%$ of FSR ( 25 mV ) <br> To within $\pm 01 \%$ of FSR $(2.5 \mathrm{mV})$ <br> To within $\pm 002 \%$ of FSR $(0.5 \mathrm{mV})$ <br> Switch Delay Time |  | $\begin{gathered} 17 \\ 27 \\ 40 \\ 2 \end{gathered}$ | $\begin{aligned} & 25 \\ & 35 \\ & 50 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \\ & \text { ns } \\ & \text { ns } \end{aligned}$ |
| TRACK (SAMPLE)-TO-HOLD DYNAMICS <br> Aperture Delay Time <br> Aperture Uncertainty (jitter) <br> Offset Step (pedestal) <br> Temperature Coefficient <br> Sensitivity to VDD2 $(-5.2 \mathrm{~V})$ <br> Switch Delay Time <br> SwitchingTransient Amplitude <br> Settling to within $\pm 1 \mathrm{mV}$ |  | $\begin{gathered} 4 \\ 5 \\ \pm 2 \\ \pm 30 \\ \pm 2.5 \\ 2 \\ 7 \\ 10 \end{gathered}$ | $\begin{gathered} 8 \\ 9 \\ \pm 10 \\ \pm 60 \\ \pm 10 \\ \\ 20 \\ 15 \end{gathered}$ | ns $\mathrm{ps}(\mathrm{rms})$ <br> mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{mV} / \mathrm{V}$ <br> ns <br> mVpk <br> ns |
| TRACK (SAMPLE) MODE DYNAMICS <br> Frequency Response: Full Power Bandwidth Small Signal Bandwidth <br> Output Slew Rate <br> Harmonic Distortion ( $2.5 \mathrm{Vp}-\mathrm{p}$ input at 4 MHz ). $\mathrm{R}_{\mathrm{L}}=200 \Omega$ <br> $R_{L}=50 \Omega$ | 200 | $\begin{array}{r} 40 \\ 70 \\ 300 \\ -78 \\ -65 \\ \hline \end{array}$ |  | MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> dB <br> dB |
| HOLD MODE DYNAMICS <br> Droop Rate at $+25^{\circ} \mathrm{C}$ case temp at $+85^{\circ} \mathrm{C}$ case temp <br> Feedthrough Rejection. $2.5 \mathrm{~V} \mathrm{p}-\mathrm{p}$ input at 1 MHz <br> at 10 MHz | $\begin{aligned} & 62 \\ & 58 \end{aligned}$ | $\begin{aligned} & \pm 60 \\ & \pm 15 \end{aligned}$ | $\begin{gathered} \pm 180 \\ \pm 4 \end{gathered}$ | $\mu \mathrm{V} / \mu \mathrm{s}$ <br> $\mathrm{mV} / \mu \mathrm{s}$ <br> dB <br> dB |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |
| Supply Voltages. $V_{D D 1}$ <br> $V_{D D 2}$  <br> + $V_{c c}$ <br> $-V_{c C}$  <br> Quiescent Current: $V_{D D 1}$ <br>  $V_{D D 2}$ <br>  $+V_{c c}$ <br>  $-V_{c c}$ <br> Power Dissipation | $\begin{gathered} +4.75 \\ -4.95 \\ +14.25 \\ -14.25 \end{gathered}$ | $\begin{gathered} +5.0 \\ -5.2 \\ +15 \\ -15 \\ 40 \\ -93 \\ 30 \\ -15 \\ 1.3 \end{gathered}$ | $\begin{gathered} +5.25 \\ -5.46 \\ +1575 \\ -1575 \\ 55 \\ -120 \\ 45 \\ -25 \\ 2.0 \end{gathered}$ | $\begin{gathered} \hline V \\ V \\ V \\ V \\ m A \\ m A \\ m A \\ m A \\ W \end{gathered}$ |
| TEMPERATURE RANGE |  |  |  |  |
| Specification (case temperature) Storage | $\begin{aligned} & -25 \\ & -55 \end{aligned}$ |  | $\begin{aligned} & +85 \\ & +125 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

PIN ASSIGNMENTS

| 1 | $\mathrm{V}_{\text {DO1 }}(+5 \mathrm{~V})$ | 13 | Analog Input |
| :---: | :---: | :---: | :---: |
| 2 | $\mathrm{V}_{\mathrm{DD} 2}(-5 \mathrm{2V})$ | 14 | NIC* |
| 3 | NIC* | 15 | NIC* |
| 4 | $\mathrm{V}_{\text {DD2 }}(-5.2 \mathrm{~V})$ | 16 | NIC* |
| 5 | Hold Command | 17 | NIC* |
| 6 | Digital Common | 18 | Analog Common |
| 7 | Power Common | 19 | Analog Common |
| 8 | $+\mathrm{V}_{\mathrm{cc}}(+15 \mathrm{~V})$ | 20 | NIC* |
| 9 | NIC* | 21 | NIC* |
| 10 | $\mathrm{V}_{\text {DD2 }}(-5.2 \mathrm{~V})$ |  | $+\mathrm{V}_{\mathrm{cc}}(+15 \mathrm{~V})$ |
| 11 | Power Common | 23 | NIC* |
| 12 | - Vcc (-15V) | 24 | Analog Output |
| * NIC = No Internal Connection |  |  |  |

## ABSOLUTE MAXIMUM RATINGS

| $\pm \mathrm{V}_{\text {cc }}$ | ...... 165 V |
| :---: | :---: |
| $V_{\text {DD1 }}$ | ... +7.0 V |
| $\mathrm{V}_{\text {DD2 }}$. | -7 OV |
| Analog Input. | $\pm 50 \mathrm{~V}$ |
| Logic Input | . $\mathrm{V}_{\mathrm{DD} 2}$ to +05 V |
| Case Temperature. | .. $+100^{\circ} \mathrm{C}$ |
| Junction Temperature | .. $+150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |

Stresses above these ratings may cause permanent damage to the device.

## TYPICAL PERFORMANCE CURVE



MECHANICAL


ORDERING INFORMATION


## THEORY OF OPERATION

The SHC600 is a high-speed sample/hold amplifier with low distortion, fast acquisition time and very low aperture uncertainty (jitter). A diode bridge sampling switch is used to achieve an acceptable compromise between speed and accuracy. The diode bridge switching transients are buffered from the analog input by a high input impedance buffer amplifier. Since the hold capacitor does not appear in the feedback of the diode bridge output buffer, the capacitor can acquire the signal in 25 ns . The low-bias-current output buffer droop appears as only an offset error and does not affect linearity.

All FFT data: 512-point FFT, 10-sample average; minimum 4-sample Blackman-Harris Window. Tested in ADC600K high speed ADC.


## BURR-BROWN®



## SHC601BH

## Ultra-High Speed SAMPLE/HOLD AMPLIFIER

## FEATURES

- 100MHz SAMPLE RATE
- $\pm 0.02 \%$ MAX LINEARITY ERROR
- ACQUISITION TIME (2.5V STEP):

1\% FSR 8ns
$0.1 \%$ FSR 12ns
0.02\% FSR 22ns

- 350V/ $\mu$ s SLEW RATE
- 900 FEMTO SECONDS RMS APERTURE UNCERTAINTY
- REPLACES HTS-0010


## DESCRIPTION

The SHC 601 is a high speed sample/hold amplifier designed for use in ultra-fast, 12-bit data acquisition and signal processing systems. It acquires input step changes of 2.5 V to $1 \%$ accuracy in 8 ns and $0.02 \%$ accuracy in 22 ns, typically. The open-loop output amplifier provides a maximum linearity error of $\pm 0.02 \%$ with an output impedance of $10 \Omega$.
A 100 MHz sample rate and extremely low aperture uncertainty ( 0.9 ps rms ) make the SHC601 suitable for RF signal processing applications.
In the sample (track) mode the SHC601 operates as a unity-gain buffer with a small signal bandwidth of 115MHz.

## APPLICATIONS

- IMPROVING FLASH ADCs
- WAVEFORM DIGITIZERS
- VIDEO PROCESSORS
- PEAK DETECTORS
- boxcar integrators
- DOWN CONVERTERS
- DAC DEGLITCHING



## SPECIFICATIONS

ELECTRICAL
At $+25^{\circ} \mathrm{C}$ ambient temperature, 10 SCFM aırflow, and rated power supplies unless otherwise specified

| PARAMETER | SHC601BH |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| SAMPLE/HOLD INPUTS |  |  |  |  |
| ANALOG <br> Voltage Range Rin <br> Input Bias Current <br> DIGITAL (ECL Compatıble) $V_{I H}$ (HOLD) <br> $V_{\text {II }}$ (SAMPLE) <br> $\mathrm{l}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{IN}}=-1 \mathrm{iV}$ <br> $\mathrm{IL}, \mathrm{V}_{\mathrm{IN}}=-18 \mathrm{~V}$ | $\begin{aligned} & -11 \\ & -18 \\ & 05 \end{aligned}$ | $\begin{gathered} \pm 125 \\ 100 \\ 25 \end{gathered}$ | $\begin{gathered} \pm 2 \\ \\ 75 \\ -0.8 \\ -15 \\ 265 \end{gathered}$ | V $\mathrm{k} \Omega$ $\mu \mathrm{A}$ V v $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| SAMPLE/HOLD OUTPUT |  |  |  |  |
| Voltage Range <br> Output Current <br> Short Circuit Protection <br> Output Impedance (at DC) <br> Noise in Track Mode (wideband 100 MHz into $50 \Omega$ load) | $\pm 40$ | $\begin{gathered} \pm 125 \\ \text { None } \\ 10 \\ 400 \end{gathered}$ | $\pm 2$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \\ \Omega \\ \mu \mathrm{Vrms} \end{gathered}$ |
| SAMPLE/HOLD TRANSFER CHARACTERISTICS |  |  |  |  |
| DC ACCURACY/STABILITY <br> Gain, $R_{L}=\infty^{(1)}$ <br> Gain Temperature Coefficient <br> Linearity Error ( $\pm 125 \mathrm{~V}$ Input) <br> Zero Offset <br> Temperature Coefficient <br> Power Supply Sensitivity of Offset $\mathrm{V}_{\mathrm{DD} 1}(+5 \mathrm{~V})$ <br> $V_{D D 2}(-52 \mathrm{~V})$ <br> $+\mathrm{V}_{\mathrm{cc}}(+15 \mathrm{~V})$ <br> $-\mathrm{V}_{\mathrm{cc}}(-15 \mathrm{~V})$ | 096 | $\begin{gathered} 098 \\ \pm 28 \\ \pm 00095 \\ \pm 2 \\ \pm 80 \\ \pm 2 \\ \pm 4 \\ \pm 11 \\ \pm 20 \end{gathered}$ | $\begin{gathered} 100 \\ \pm 40 \\ \pm 002 \\ \pm 5 \\ \pm 175 \end{gathered}$ | $\begin{gathered} \mathrm{V} N \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \text { of } \mathrm{FSR} \mathrm{R}^{(2)} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{mV} / \mathrm{V} \\ \mathrm{mV} / \mathrm{V} \\ \mathrm{mV} / \mathrm{V} \\ \mathrm{mV} / \mathrm{V} \end{gathered}$ |
| HOLD-TO-TRACK (SAMPLE) DYNAMICS; $R_{L}=100 \Omega, C_{L}=3 p F$ <br> Acquisition Time (with 25 V step) ${ }^{(2)}$. To within $\pm 1 \%$ of FSR ( 25 mV ) <br> To within $\pm 01 \%$ of FSR ( 25 mV ) <br> To within $\pm 002 \%$ of FSR $(05 \mathrm{mV})$ <br> Switch Delay Time |  | $\begin{gathered} 8 \\ 12 \\ 22 \\ 15 \end{gathered}$ | $\begin{aligned} & 11 \\ & 16 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| TRACK (SAMPLE)-TO-HOLD DYNAMICS; $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$ <br> Aperture Delay Time <br> Aperture Uncertainty (Jitter) <br> Offset Step (pedestal) <br> Temperature Coefficient <br> Sensitivity to $\mathrm{V}_{\text {DD2 }}(-52 \mathrm{~V})$ <br> Switch Delay Time <br> SwitchingTransient Amplitude <br> Settling to within $\pm 1 \mathrm{mV}$ |  | $\begin{gathered} 4 \\ 09 \\ \pm 5 \\ \pm 50 \\ \pm 06 \\ 15 \\ 7 \\ 9 \end{gathered}$ | $\begin{gathered} 7 \\ \pm 20 \\ \pm 140 \\ \\ 25 \\ 14 \end{gathered}$ | ns $\mathrm{ps}(\mathrm{rms})$ <br> mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{mV} / \mathrm{V}$ <br> ns <br> mVpk <br> ns |
| TRACK (SAMPLE) MODE DYNAMICS <br> Frequency Response Full Power Bandwidth ( $\mathrm{V}_{0}=25 \mathrm{Vp}-\mathrm{p}$ ) <br> Small Signal Bandwidth ( $\mathrm{V}_{0}=100 \mathrm{mVp}$-p) <br> Output Slew Rate <br> Harmonic Distortion (2Vp-p input at 20 MHz ) $\quad R_{L} \geq 250 \Omega$ | $\begin{gathered} 38 \\ 100 \\ \pm 300 \end{gathered}$ | $\begin{gathered} 45 \\ 115 \\ \pm 350 \\ -55 \end{gathered}$ |  | MHz <br> MHz <br> $\mathrm{V} / \mu \mathrm{s}$ <br> dBC |
| HOLD MODE DYNAMICS <br> Droop Rate at $+25^{\circ} \mathrm{C}$ case temp at $+85^{\circ} \mathrm{C}$ case temp <br> Feedthrough Rejection $25 \mathrm{Vp}-\mathrm{p}$ input, $\mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=3 \mathrm{pF}$ at 10 MHz | 65 | $\begin{gathered} \pm 20 \\ \pm 09 \\ 77 \end{gathered}$ | $\begin{gathered} \pm 100 \\ \pm 2 \end{gathered}$ | $\mu \mathrm{V} / \mu \mathrm{s}$ $\mathrm{mV} / \mu \mathrm{s}$ dB |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |
|  | $\begin{gathered} +475 \\ -495 \\ +1425 \\ -1425 \end{gathered}$ | $\begin{gathered} +50 \\ -52 \\ +15 \\ -15 \\ 16 \\ 60 \\ 30 \\ 27 \\ 125 \end{gathered}$ | $\begin{gathered} +525 \\ -54 \\ +1575 \\ -1575 \\ 25 \\ 85 \\ 40 \\ 40 \\ 17 \end{gathered}$ | V <br> V <br> V <br> V <br> mA <br> mA <br> mA <br> mA <br> W |
| TEMPERATURE RANGE |  |  |  |  |
| Specification ${ }^{(3)}$ Storage | $\begin{aligned} & -25 \\ & -55 \end{aligned}$ |  | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

$\begin{array}{llll}\text { NOTES (1) Gain Accuracy Gain }=R_{L}(098 \mathrm{~V} / \mathrm{V}) /\left(\mathrm{R}_{\mathrm{L}}+10 \Omega\right) & \text { (2) FSR means Full-Scale Range For SHC601 FSR }=25 \mathrm{~V} \text { (3) } \mathrm{SHC601BH} \text { is tested and } \\ \text { specified in a forced air environment with a } 10 \mathrm{SCFM} \text { airflow For a normal convection environment } \theta_{J C}=287^{\circ} \mathrm{C} / \mathrm{W} \text { and } \theta_{C A}=233^{\circ} \mathrm{C} / \mathrm{W} \text { Case temperature is }\end{array}$ measured on top surface of package

PIN ASSIGNMENTS

| 1 | $\mathrm{V}_{\text {DO1 }}(+5 \mathrm{~V})$ | 13 | Analog Input |
| :---: | :---: | :---: | :---: |
| 2 | $\mathrm{V}_{\text {DD2 }}(-52 \mathrm{~V})$ | 14 | NIC* |
| 3 | NIC* | 15 | NIC* |
| 4 | $\mathrm{V}_{\text {OD2 }}(-52 \mathrm{~V}$ ) | 16 | NIC* |
| 5 | Hold Command | 17 | NIC* |
| 6 | Digital Common | 18 | Analog Common |
| 7 | Power Common | 19 | Analog Common |
| 8 | $+\mathrm{V}_{\mathrm{cc}}(+15 \mathrm{~V})$ | 20 | NIC* |
| 9 | NIC* | 21 | NIC* |
| 10 | $\mathrm{V}_{\text {DD2 }}(-52 \mathrm{~V})$ |  | $+\mathrm{V}_{\mathrm{cc}}(+15 \mathrm{~V})$ |
| 11 | Power Common | 23 | NIC* |
| 12 | $-\mathrm{Vcc}(-15 \mathrm{~V})$ | 24 | Analog Output |
| * NIC $=$ No Internal Connection |  |  |  |

## ABSOLUTE MAXIMUM RATINGS



## MECHANICAL



## ORDERING INFORMATION



## TYPICAL PERFORMANCE CURVES



## THEORY OF OPERATION

The SHC601 is a high-speed sample/hold amplifier with low distortion, fast acquisition time and very low aperture uncertainty (jitter). A diode bridge sampling switch is used to achieve an acceptable compromise between speed and accuracy. The diode bridge switching transients are buffered from the analog input by a high input impedance buffer amplifier. Since the hold capacitor does not appear in the feedback of the diode bridge output buffer, the capacitor can acquire the signal in 8 ns . The low-bias-current output buffer droop appears only as an offset error and does not affect linearity.

## LAYOUT

Each power supply pin should be bypassed with a $1 \mu \mathrm{~F}$ tantalum capacitor connected directly from each pin to a heavy copper ground plane. All unused pins should be connected to ground and input and output connections should be short and direct in keeping with the high frequency performance of the SHC601.
Good RF layout techniques should be used-a heavy two ounce copper ground plane is strongly recommended. Wire-wrap or "prototype" boards will not give satisfactory performance.

Longer input／output traces or capacitive loads（such as a flash ADC）may require decoupling with a series resis－ tor of $10 \Omega$ to $50 \Omega$ ．

## DISCUSSION OF PERFORMANCE

## HARMONIC DISTORTION

Figure 1 shows the harmonic distortion at various frequency ranges．Figure 2 is a block diagram of the Harmonic Distortion Test．

## APERTURE JITTER

An ECL signal with rising and falling edges of $1 \mathrm{~V} / \mathrm{ns}$ is



Figure 2．Harmonic Distortion Test Block Diagram．
applied to both the $\mathrm{S} / \mathrm{H}$ input and the analog input（see Figure 3）．A delay line is used to compensate for the aperture delay time and can be made up of various coax lengths or by using a calibrated line such as an Allen Avionics Model VRM011．Because of the variation in the other cable lengths，coax（A）length may have to be adjusted to locate the sample and hold point at the midpoint of the signal transition．
In this test the midpoint of the ECL signal is held； approximately -1.3 V ．Once the cable delays have been adjusted，the scope presentation will consist of noise due to aperture jitter on the held value of -1.3 V ．The peak－ to－peak value of the noise band around the held value， divided by four，gives the approximate rms value of the noise．When divided by the rate of change of the input signal，the result will be aperture jitter．
It is important that the rate of change used is the effective slew rate seen at the switching mechanism inside the SHC601．For example，this signal will be slower than the pulse generator slew rate due to the slew rate limitations of an input buffer．The effective slew rate is determined by measuring the amount the held value changes versus a known change in delay of the delay line． For example：

$$
\text { Effective Slew Rate }=0.35 \mathrm{~V} / \mathrm{ns}
$$

Noise band $=1.4 \mathrm{mV}$ p－p $=0.35 \mathrm{mVrms}$
If rms noise is in mV and slew rate in $\mathrm{V} / \mathrm{ns}$ ，the jitter will be in ps rms：


Figure 3．Aperture Jitter Test Circuit．

Figure 1．Harmonic Distortion vs Frequency．


# Ultra-High Speed SAMPLE/HOLD AMPLIFIER 

## FEATURES

- 350nsec max ACQUISITION TIME
- $\pm 0.01 \%$ THROUGHPUT NONLINEARITY
- 150nsec max SAMPLE-TO-HOLD SETTLING TIME
- INPUT BUFFER (SHC803)
- 24-PIN HERMETICALLY-SEALED METAL PACKAGE



## DESCRIPTION

The SHC803 and SHC804 are high speed sample/ hold amplifiers designed for use in fast 12-bit data acquisition systems and signal processing systems. The SHC803 contains a fast-settling unity-gain amplifier for buffering high impedance sources or for use with CMOS multiplexers.

The SHC804 acquires a 10 V signal change in less than 350 nsec to $\pm 1 / 2 \mathrm{LSB}$ at 12 bits. Throughput nonlinearity error is guaranteed to be within $\pm 1 / 2$ LSB for 12 -bit systems. Stability over temperature is excellent, with only $\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ of gain drift and $\pm 4 \mathrm{ppm}$ of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ of charge offset drift over the -25 to $+85^{\circ} \mathrm{C}$ temperature range.
The $\pm 25 \mathrm{psec}$ maximum aperture uncertainty of SHC803 and SHC804 permits sampling (to $\pm 0.01 \%$ of Full Scale Range) of signals with rates of change of up to $100 \mathrm{~V} / \mu \mathrm{sec}$. These sample/holds have been optimized for use with Burr-Brown's high speed 12bit analog-to-digital converter, model ADC803. Together these components are capable of accurately digitizing fast changing signals at sample rates as high as 500 k samples per second.
The digital inputs (HOLD and $\overline{\mathrm{HOLD}}$ ) are TTLcompatible. Power supply requirements are $\pm 15 \mathrm{~V}$ and +5 V and the specification temperature range is $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The SHC803 and SHC804 are packaged in a 24 -pin dual-in-line hermetic metal package. SHC804 is pin-compatible with other sample/holds on the market with similar performance characteristics.

## SPECIFICATIONS

ELECTRICAL
At $+25^{\circ} \mathrm{C}$, rated power supplies and a $1 \mathrm{k} \Omega$ output load unless otherwise specified

| MODEL | SHC803/SHC804BM |  |  | SHC803/804CM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX |  |
| SAMPLE/HOLD INPUTS [without input buffer] |  |  |  |  |  |  |  |
| ```ANALOG Voltage Range Rin DIGITAL [HOLD, HOLD] VIH VIL \mp@subsup{I}{IN}{\prime},}\mp@subsup{\textrm{V}}{\textrm{IN}}{}=+27\textrm{V IIL, VIN = +0 4V``` | $\begin{aligned} & \pm 1025 \\ & +20 \end{aligned}$ | $\begin{gathered} \pm 11 \\ 1.00 \end{gathered}$ | $\begin{aligned} & +0.8 \\ & +60 \\ & -12 \end{aligned}$ | * | * | * | $\begin{gathered} V \\ k \Omega \\ V \\ V \\ \mu A \\ m A \end{gathered}$ |
| SAMPLE/HOLD TRANSFER CHARACTERISTICS [without input buffer] |  |  |  |  |  |  |  |
| ACCURACY <br> Sample Mode <br> Gain <br> Gain Error <br> Temperature Coefficient <br> Linearity Error <br> Zero Offset <br> Temperature Coefficient <br> Hold Mode <br> Charge Offset <br> Temperature Coefficient <br> Droop Rate at $+25^{\circ} \mathrm{C}$ $+85^{\circ} \mathrm{C}$ <br> Throughput Nonlinearity <br> Power Supply Sensitivity ${ }^{(2)} \pm V_{c c}$ <br> VDD |  | $\begin{gathered} -1 \\ \pm 3 \\ \pm 0.001 \\ \pm 1 \\ \pm 1 \\ \\ \pm 2 \\ \pm 3 \\ \pm 05 \end{gathered}$ | $\begin{gathered} \pm 01 \\ \pm 10 \\ \pm 0005 \\ \pm 5 \\ \pm 2.5 \\ \pm 10 \\ \pm 10 \\ \pm 5 \\ \pm 0.5 \\ \pm 0.01 \\ \pm 0002 \\ \pm 0003 \end{gathered}$ |  | $\begin{gathered} \pm 1 \\ * \\ \pm 05 \\ \pm 0.5 \\ \\ \pm 1 \\ \pm 2 \end{gathered}$ | $\begin{gathered} \pm 5 \\ * \\ \pm 3 \\ \pm 1.5 \\ \\ \pm 5 \\ \pm 4 \\ * \\ \pm 01 \end{gathered}$ |  |
| DYNAMIC CHARACTERISTICS <br> Acquisition Time (with 10 V step) <br> to within $\pm 0.1 \%$ ( $\pm 10 \mathrm{mV}$ ) $\pm 0.01 \%$ ( $\pm 1 \mathrm{mV}$ ) <br> Sample-to-Hold Settling Tıme to within $\pm 001 \%$ ( $\pm 1 \mathrm{mV}$ ) <br> Sample-to-Hold Transient Amplitude <br> Aperture Delay Tıme ${ }^{(3)}$ <br> Aperture Uncertainty <br> Sample Mode. Output Slew Rate Full Power Bandwidth <br> Small Signal Bandwidth <br> Hold Mode Feedthrough Rejection (10V square wave input) | $\pm 003$ | $\begin{gathered} 220 \\ 250 \\ \\ 100 \\ 60 \\ 15 \\ \pm 10 \\ 160 \\ 1 \\ 16 \\ \pm 0005 \end{gathered}$ | $\begin{gathered} 350 \\ \\ 150 \\ 150 \\ 25 \\ \pm 25 \end{gathered}$ | * | ** | * | nsec <br> nsec <br> nsec <br> $m V_{\text {peak }}$ <br> nsec <br> psec <br> V/ $\mu$ sec <br> MHz <br> MHz <br> \% |
| SAMPLE/HOLD OUTPUT |  |  |  |  |  |  |  |
| Voltage Range Output Current Short Circuit Protection Output Impedance (at DC) | $\begin{gathered} \pm 1025 \\ \pm 50 \end{gathered}$ | $\pm 11$ <br> te to Com $0.01$ | 01 | * | * | * | $\begin{gathered} V \\ m A \\ \Omega \end{gathered}$ |
| INPUT BUFFER CHARACTERISTICS [SHC803 only] |  |  |  |  |  |  |  |
| INPUT <br> Offset Voltage vs Temperature Bias Current <br> Impedance <br> $V_{\text {IN }}$ Range | $\pm 10.25$ | $\begin{gathered} \pm 1 / 2 \\ \pm 15 \\ 10^{8} \\| 5 \\ \pm 11 \end{gathered}$ | $\begin{gathered} \pm 5 \\ \pm 25 \\ \pm 25 \end{gathered}$ | * |  | * | mV ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ nA $\Omega \\| \mathrm{pF}$ V |
| DYNAMIC CHARACTERISTICS <br> Full Power Bandwidth <br> Slew Rate ${ }^{(4)}$ <br> Setting Tıme ${ }^{(4)}$ to $\pm 2 m V$ for 10V Step |  | $\begin{gathered} 320 \\ 10 \\ 2.5 \end{gathered}$ |  |  | * |  | $\mathrm{kHz}$ <br> $\mathrm{V} / \mu \mathrm{sec}$ $\mu \mathrm{sec}$ |
| OUTPUT <br> Vout Range Output Current | $\begin{aligned} & \pm 1025 \\ & \pm 1025 \end{aligned}$ |  |  | * |  |  | $\begin{gathered} V \\ m A \end{gathered}$ |

ELECTRICAL [CONT]

| MODEL | SHC803/SHC804BM |  |  | SHC803/804CM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |
|  | $\begin{aligned} & \pm 135 \\ & +475 \end{aligned}$ | $\begin{gathered} \pm 15 \\ +500 \\ 30 \\ 15 \\ 5 \\ 33 \\ 18 \\ 5 \\ 700 \\ 790 \end{gathered}$ | $\begin{gathered} \pm 165 \\ +525 \\ \\ 35 \\ 20 \\ 10 \\ 40 \\ 25 \\ 10 \\ 875 \\ 1100 \end{gathered}$ | * | * | ** | v <br> V <br> mA <br> mA <br> mA <br> mA <br> mA <br> mA <br> mW <br> mW |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |
| Specification Storage | $\begin{aligned} & -25 \\ & -55 \end{aligned}$ |  | $\begin{aligned} & +85 \\ & +125 \end{aligned}$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Specification same as SHC803/SHC804BM.
NOTES (1) FSR means Full Scale Range and is 20 V for SHC803 and SHC804 $\quad$ (2) Sensitivity of Offset plus Charge Offset (3) With respect to HOLD For HOLD add 5nsec typical (4) With buffer connected to the sample/hold amplifier MECHANICAL


CONNECTION DIAGRAMS


## ABSOLUTE MAXIMUM RATINGS

Input Overvoltage
$\pm 15 \mathrm{~V}$
$+\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CC}}$ COMMON . . . . . . . . . . . 0 to +18 V
$-V_{c c}$ to $V_{c c}$ COMMON
0 to -18 V
Voltage on Digital Inputs
(pins 11 and 12) ................. -0.5 V to +7 V
Power Dissipation ....................... 1500 mW
$\mathrm{~V}_{\mathrm{DD}}$ to DCOM ............................. -0.5 V
Analog Output . . . . Indefinite Short to $\mathrm{V}_{\mathrm{CC}} \mathrm{COM}$
NOTE: Stresses above those listed under "Abso-
lute Maximum Ratings" may cause permanent
damage to the device. Exposure to absolute maxi-
mum conditions for extended periods may affect
device reliability.

## PIN ASSIGNMENTS

| Pin | Name | Description |
| :---: | :---: | :---: |
| 1 | Sample/Hold Output | Analog voltage output |
| 2 | NC | Not connected |
| 3 | NC | Not connected |
| 4 | NC | Not connected |
| 5 | NC | Not connected |
| 6 | NC | Not connected |
| 7 | NC | Not connected |
| 8 | NC | Not connected |
| 9 | VDD | Logic supply |
| 10 | DCOM | Logic supply common |
| 11 | HOLD | Logic "1" = HOLD |
| 12 | $\overline{\text { HOLD }}$ | Logic "0" = HOLD |
| 13 | S/H In | SHC804 input, for SHC803 connect pin 13 to pin 14 |
| 14 | Buffer Out, SHC803 only | Not connected for SHC804 |
| 15 | COM | Signal common |
| 16 | NC | Not connected |
| 17 | Buffer In, SHC803 only | Not connected for SHC804 |
| 18 | NC | Not connected |
| 19 | NC | Not connected |
| 20 | NC | Not connected |
| 21 | COM | Signal Common |
| 22 | $-V_{c c}$ | -15V supply |
| 23 | $\mathrm{V}_{\mathrm{cc}} \mathrm{COM}$ | Analog power common, connected to case |
| 24 | $+V_{c c}$ | +15V supply |

## DISCUSSION OF SPECIFICATIONS

Throughput Nonlinearity is defined as total Hold mode, nonadjustable, input to output error caused by charge offset, gain nonlinearity, droop, feedthrough, and thermal transients. It is the inaccuracy due to these errors which cannot be corrected by Offset and Gain adjustments.

Gain Error is the difference between the input and output voltage magnitude (in the Sample mode) due to the amplifier gain errors.
Droop Rate is the voltage decay at the output when in the Hold mode due to storage capacitor and FET switch leakage current and the input bias current of the output amplifier.
Feedthrough is the amount of output voltage change caused by an input voltage change when the sample/ hold is in the Hold mode.

Aperture Delay Time is the time required to switch from Sample to Hold. The time is measured from the $50 \%$ point of the Hold mode control transition to the time at which the output stops tracking the input.
Aperture Uncertainty Time is the nonrepeatibility of aperture delay time.
Acquisition Time is the time required for the sample/ hold output to settle to within a given error band of its final value when the sample/hold is switched from Hold to Sample.
Charge Offset (Pedestal) is the output voltage change that results from charge coupled into the Hold capacitor through the gate capacitance of the switching field effect transistor. This charge appears as an offset at the output.
Sample-to-Hold Switching Transient is the switching transient which appears on the output when the sample/ hold is switched from Sample to Hold. Both the magnitude and the settling time of the transient are specified.


FIGURE 1. Definition of Acquisition Time, Droop and Sample-to-Hold Transient.

## OPERATION

A simplified circuit diagram of SHC803/804 is shown on page 1. The SHC803 includes a noninverting unity-gain op amp to serve as a source-impedance buffer when the sample/hold is used with CMOS analog multiplexers. The SHC804 and SHC803 are identical except for this buffer.

In the Sample (track) mode the circuit acts as a unitygain inverting amplifier. In the Hold mode, the capacitor, $\mathrm{C}_{\mathrm{H}}$, holds the value of the output at the time the unit was switched to the Hold mode. Additional circuits compensate for switching transients and provide switch leakage current cancellation. The amplifier provides high current drive and low output impedance to external loads.

## GAIN, OFFSET, CHARGE OFFSET

SHC803 and SHC804 have been internally-trimmed to eliminate the need for external trim potentiometers for Gain, Offset (in Sample mode) and Charge Offset (Pedestal). System Gain and Offset errors can be adjusted elsewhere in the system, at an input amplifier preceding the sample/hold, or at an analog-to-digital converter following the sample/hold.

## INSTALLATION

## GROUNDING AND BYPASSING

SHC803 and SHC804 have four COMMON pins (pins $10,15,21$, and 23) and all must be tied together and connected to the system analog common ( $\mathrm{V}_{\mathrm{CC}} \mathrm{COM}$ ) as close to the package as possible. It is preferable to have a large ground plane surrounding the sample/hold and have all four common pins soldered directly to it. Note that the metal case is internally connected to pin 23; therefore, care must be taken to avoid a ground loop if the case is allowed to contact the ground plane.
Most digital return currents pass through pin 10 . Noise from the switch-drive circuit may couple directly into the main op amp summing junction, a very noise-sensitive node. Care must be taken to insure that no voltage differences occur between pin 10 and the other common pins. This is the reason pin 10 must be connected directly to the ground plane.
For the same reason, the logic supply should be kept as free of noise as possible. $\pm \mathrm{V}_{\mathrm{Cc}}$ supply lines (pins 24 and 22) are internally bypassed to common with $0.01 \mu \mathrm{~F}$ capacitors. It is recommended that the user install additional external $0.1 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ tantalum bypass capacitors at each supply pin.

## SAMPLE/HOLD CONTROL

A TTL logic "0" at pin 11 (or a logic " 1 " at pin 12) switches the SHC803/804 into the Sample (track) mode. In this mode, the device acts as a unity-gain inverting amplifier, the output following the inverse of the input. A logic " 1 " at pin 11 (or a logic " 0 " at pin 12) will switch the SHC803/804 into the Hold mode. The output voltages will be held constant at the value present when the Hold command is given.
If pin 11 is used, pin 12 must be connected to the DCOM ( pin 10 ). If pin 12 is used, pin 11 must be tied to $V_{\mathrm{DD}}$. Using the HOLD and HOLD inputs as a logic function may adversely affect the charge offset (pedestal). A clean digital signal (no overshoot) at the HOLD or HOLD inputs will also reduce charge offset errors. Pins 11 and 12 present less than one standard TTL load (two LSTTL loads) to the digital drive circuit.

## OUTPUT LOADING

Care must be taken when loading the output of the SHC803/804 to avoid possible oscillations, current limiting and performance variations over temperature.
The maximum capacitive load to avoid oscillations is about 300 pF . Recommended resistive load is $500 \Omega$ or more, although values as low as $250 \Omega$ may be used. Acquisition and sample-to-hold settling times are relatively unaffected by resistive loads down to $250 \Omega$ in parallel with capacitive loads up to 100 pF . Higher capacitances will affect acquisition and settling times.

## ANALOG SIGNAL SOURCE CONSIDERATIONS

The output impedance of the signal source driving the SHC804 will affect the accuracy of the sample and hold operation both statically (at DC) and dynamically. The
ouput impedance of the signal source should be low and remain low over a wide bandwidth. A small capacitor at the driving source may help to improve the charge offset errors that are affected by dynamic source impedance.

## SHC803 BUFFER AMPLIFIER

The buffer amplifier incorporated in the SHC803 provides appropriate drive characteristics to the sample/ hold amplifier. Again a 20 pF to 50 pF capacitor added to the output of the buffer amplifier may improve charge offset performance.
The buffer amplifier is optimized for fast settling with $10 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ signals. However, for step input signals greater than 10 V , a protection network (Figure 2 ) is required to prevent the buffer from overload, resulting in excessive settling time.
The data sheet for the Burr-Brown model ADC803 analog-to-digital converter contains a sample printed circuit board layout incorporating many of the above considerations.


FIGURE 2. SHC803 Buffer Amplifier Protection For Input Steps Greater Than 10V.

## APPLICATIONS

## SIGNAL DIGITIZATION

Sample/hold amplifiers are commonly used to hold input voltages to an A/D converter constant during conversion. Digitizing errors result if the analog signal being digitized varies excessively during conversion.
For example, the Burr-Brown ADC803 is a 12-bit succes-sive-approximation converter with a $1.5 \mu \mathrm{sec}$ conversion time. To insure the accuracy of the output data, the analog input signal to the A/D converter must not change more than $1 / 2 \mathrm{LSB}$ during the conversion.
The maximum rate of change for sine wave inputs is $\mathrm{dv} / \mathrm{dt}(\max )=2 \pi \mathrm{Af}(\mathrm{V} / \mathrm{sec})$. If one allows a $1 / 2 \mathrm{LSB}$ change $(2.44 \mathrm{mV})$ for a $\pm 10 \mathrm{~V}$ input swing to the $A / D$ converter, the allowable input rate-of-change limit would be $2.44 \mathrm{mV} / 1.5 \mu \mathrm{sec}=1.63 \mathrm{mV} / \mu \mathrm{sec}$. Thus the sampled sinusoidal signal frequency limit is

$$
\mathrm{f}=\left(1.63 \times 10^{3}\right) / 2 \pi \mathrm{~A}=259 / \mathrm{A}(\mathrm{~Hz})
$$

where $A$ is the amplitude of the sine wave. For a $\pm 10 \mathrm{~V}$ sine wave this corresponds to a frequency of 26 Hz .
A sample/hold in front of the A/D converter "freezes" the converter's input signal whenever it is necessary to make a conversion. The rate-of-change limitation calculated above no longer exists. If a sample/hold has acquired an input signal and is tracking it, the sample/ hold can be commanded to hold at any instant. There is
a short delay between the time the hold command is asserted and the time the circuit actually holds. This delay is called aperture delay. The hold command signal can usually be advanced in time to cause the amplifier to hold when one wants it to hold.

The uncertainty in aperture delay, called aperture jitter, is a key consideration. For the SHC803/804 there is a 25 psec maximum period during which the input signal should not change, for example, more than 1/2LSB for 12 -bit systems. For a $\pm 10 \mathrm{~V}$ input range ( $1 / 2 \mathrm{LSB}=$ 2.44 mV ), the input signal rate of change limitation is $2.44 \mathrm{mV} / 25 \mathrm{psec}=97.6 \mathrm{~V} / \mu \mathrm{sec}$. The equivalent input sine wave frequency is

$$
\mathrm{f}=97.6 \times 10^{6} / 2 \pi \mathrm{~A}=15.5 / \mathrm{A}(\mathrm{MHz})
$$

60,000 times higher than using the $\mathrm{A} / \mathrm{D}$ alone.
However, there are other considerations. The resampling rate of an ADC803 is $1.5 \mu \mathrm{sec}(\mathrm{A} / \mathrm{D}$ conversion time) + $0.3 \mu \mathrm{sec}$ (sample/hold acquisition time) $=1.8 \mu \mathrm{sec}$. If one samples a sine wave at the Nyquist rate this permits sampling a frequency of 278 kHz . The above analysis assumed that the droop rate of the sample/hold is negligi-ble-less than 1/2LSB during the conversion time-and that the large signal bandwidth response of the sample/ hold causes negligible waveform distortion.

## USING THE SHC804 WITH THE ADC803

ADC803 is a $1.5 \mu \mathrm{sec}$, 12-bit successive approximation A/D converter. Its input circuitry has been designed to minimize high frequency current transients that appear at the input of successive approximation $A / D$ converters. The SHC803 and SHC804 have been designed with a fast-settling, low output-impedance amplifier to further minimize the effects of high frequency transient currents present in an output load.
A typical SHC804/ADC803 connection for high-speed digitization is illustrated in Figure 3. A short delay must occur before the A/D start command is asserted since the ADC803 makes its first conversion decision 100 nsec after the start command is asserted. Because the SHC804 sample-to-hold settling time is 150 nsec (maximum) the additional delay required is about 50 nsec . This can be achieved using a one-shot or by using the delay provided by the six inverters of a hex inverter integrated circuit. This combination can be triggered at rates of over 500 k samples per second.
Using the input buffer of the SHC803 provides a high input impedance sample/hold for CMOS analog multiplexers such as the high speed Burr-Brown MPC800. The high input impedance of the SHC803 buffer minimizes DC errors caused by the ON resistance of the multiplexer switches and/or relatively high impedance signal sources (Figure 4). The multiplexer can be switched to a new channel as soon as the SHC803 is switched to the Hold mode. The multiplexer/buffer combination settles to the new input value during the sample/hold acquisition time and A/D conversion time. This "overlap" technique results in little or no loss in throughput rate.


FIGURE 3. SHC804 and ADC803 Provide Sampling Rates Over 500k Samples Per Second.


FIGURE 4. Using SHC803 With The MPC800 Analog Multiplexer.

## SHC5320

## High Speed Bipolar Monolithic SAMPLE/HOLD AMPLIFIER

## FEATURES

- $1.5 \mu$ Sec max ACQUISITION TIME TO 0.01\%
- 25Onsec max HOLD MODE SETTLING TIME
- $0.5 \mu \mathrm{~V} / \mu \mathrm{sec}$ max DROOP RATE AT $+25^{\circ} \mathrm{C}$
- TWO TEMPERATURE RANGES: $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ (KH)
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}(\mathrm{SH})$
- FULL DIFFERENTIAL INPUTS
- INTERNAL HOLDING CAPACITOR
- 14-pIn CERAMIC DIP PACKAGE


## DESCRIPTION

The SHC5320 is a bipolar monolithic sample/hold circuit designed for use in precision high-speed data acquisition applications.
The circuit employs an input tranconductance amplifier capable of providing large amounts of charging current to the holding capacitor, thus enabling fast acquisition times. It also incorporates a low leakage analog switch and an output integrating amplifier
with input bias current optimized to assure low droop rates. Since the analog switch always drives into a load at virtual ground, charge injection into the holding capacitor is constant over the entire input voltage range. As a result, the charge offset (pedestal voltage) resulting from this charge injection can be adjusted to zero by use of the offset adjustment capability. The device includes an internal holding capacitor to simplify ease of application; however, provision is also made to add additional external capacitance to improve the output voltage droop rate.
The SHC5320 is manufactured using a dielectric isolation process which minimizes stray capacitance (enabling higher-speed operation), and eliminates latch-up associated with substrate SCRs. The SHC5320KH features fully specified operation over the temperature range of $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, while the SHC5320SH operates over the temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The device requires $\pm 15 \mathrm{~V}$ supplies for operation, and is packaged in a reliable 14-pın ceramic dual-in-line package.


International Airport Industrial Park - P. 0 Box 11400 - Tucson. Arizona 85734 - Tel. (602) 746-1111 - Twx. 910-952-1111 - Cable BBRCORP - Telex 66-6491

## SPECIFICATIONS

## ELECTRICAL

At $+25^{\circ} \mathrm{C}$, rated power supplies, gain $=+1$, and with internal holding capacitor, unless otherwise noted

| MODEL | SHC5320KH |  |  | SHC5320SH |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |  |
| ANALOG <br> Voltage Range <br> Common-Mode Range <br> Input Resistance <br> Input Capacitance <br> Bias Current <br> Bias Current Over Temperature Range <br> Offset Current <br> Offset Current Over Temperature Range | $\begin{gathered} \pm 10 \\ \pm 10 \\ 1 \end{gathered}$ | $\begin{gathered} 5 \\ \pm 100 \\ \pm 30 \end{gathered}$ | $\begin{gathered} 3 \\ \pm 300 \\ \pm 300 \\ \pm 300 \\ \pm 300 \end{gathered}$ |  | $*$ $\pm 70$ . | $\begin{aligned} & \pm 200 \\ & \pm 200 \\ & \pm 100 \\ & \pm 100 \end{aligned}$ | V <br> v <br> $M \Omega$ <br> pF <br> nA <br> nA <br> nA <br> nA |
| DIGITAL (over temperature range) <br> $V_{\text {IH }}$ (Logic "1") <br> $V_{\text {IL }}$ (Logic "0") <br> $\mathrm{I}_{\mathrm{IH}}\left(\mathrm{V}_{\mathrm{I}}=+5 \mathrm{~V}\right)$ <br> $\mathrm{I}_{\mathrm{L}}\left(\mathrm{V}_{1}=0 \mathrm{~V}\right)$ <br> Logic " 0 " = SAMPLE <br> Logic "1" = HOLD | 20 |  | $\begin{gathered} 08 \\ 01 \\ 4 \end{gathered}$ | * |  | 10 | $\begin{gathered} V \\ V \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \end{gathered}$ |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |  |
| Voltage Range <br> Current <br> Output Impedance (Hold Mode) <br> Capacitance Load for Stability <br> Noise, DC to 10 MHz Sample Mode <br> Hold Mode | $\begin{aligned} & \pm 10 \\ & \pm 10 \end{aligned}$ | $\begin{gathered} 1 \\ 300 \\ 125 \\ 125 \end{gathered}$ | $\begin{aligned} & 200 \\ & 200 \end{aligned}$ | * | * | * | mA <br> $\Omega$ pF $\mu \mathrm{V}$ rms $\mu \mathrm{V}$ rms |
| DC ACCURACY/STABILITY |  |  |  |  |  |  |  |
| Gain, Open Loop, DC <br> input Offset Voltage <br> Input Offset Voltage Over Temperature Range <br> Input Offset Voitage Drift <br> CMRR ${ }^{(1)}$ $\begin{aligned} \text { Power Supply Rejection } & +V_{c c} \\ & -V_{c c} \end{aligned}$ | $3 \times 10^{5}$ $\begin{aligned} & 72 \\ & 80 \\ & 65 \end{aligned}$ | $\begin{gathered} 2 \times 10^{6} \\ \pm 05 \\ \\ \pm 5 \\ 90 \end{gathered}$ | $\begin{aligned} & \pm 15 \\ & \pm 20 \end{aligned}$ | $10^{6}$ <br> 80 | $\pm 02$ | $\begin{gathered} \pm 2 \\ \pm 15 \end{gathered}$ | $\mathrm{V} / \mathrm{V}$ mV mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ dB dB dB |
| HOLD-TO-SAMPLE MODE DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Acquisition Time, } \mathrm{A}=-1,10 \mathrm{~V} \text { Step }^{(3)} \\ & \text { to } \pm 001 \% \\ & \text { to } \pm 01 \% \end{aligned}$ |  | $\begin{gathered} 1 \\ 08 \end{gathered}$ | $\begin{aligned} & 15 \\ & 12 \end{aligned}$ |  | * | * | $\mu \mathrm{sec}$ $\mu \mathrm{sec}$ |
| SAMPLE MODE |  |  |  |  |  |  |  |
| ```Gaın-bandwidth Product (Gain \(=+1)^{(4)}\) \(\mathrm{C}_{\mathrm{H}}=100 \mathrm{pF}\) \(\mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}\) Full Power Bandwidth \({ }^{(5)}\) Slew Rate \({ }^{(6)}\) Rise Time \({ }^{(4)}\) Overshoot \({ }^{(4)}\)``` |  | $\begin{gathered} 2 \\ 180 \\ 600 \\ 45 \\ 100 \\ 15 \end{gathered}$ |  |  | * |  | MHz <br> kHz <br> kHz <br> $\mathrm{V} / \mu \mathrm{sec}$ <br> nsec \% |
| SAMPLE-TO-HOLD MODE DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Aperture Time ${ }^{(7)}$ <br> Effective Aperture Time <br> Aperture Uncertainty (Aperture Jitter) <br> Charge Offset (Pedestal) ${ }^{\text {(8) }}$ (adjustable to zero) <br> Charge Transfer ${ }^{(8)}$ <br> Sample-to-Hold Transient Settling Time to $\pm 001 \%$ of FSR | -50 | $\begin{gathered} \hline 25 \\ -25 \\ 03 \\ 1 \\ 01 \\ \\ 165 \\ \hline \end{gathered}$ | 0 <br> 05 <br> 250 | * |  |  | nsec <br> nsec <br> nsec <br> mV <br> pC <br> nsec |
| HOLD MODE |  |  |  |  |  |  |  |
| Droop ${ }^{(8)}$ <br> Droop at Maxımum Temperature <br> Drift Current ${ }^{(8)}$ <br> Drift Current at Maxımum Temperature <br> Feedthrough, 10 V p-p. 100 kHz sınewave |  | $\begin{gathered} 008 \\ 12 \\ 8 \\ 012 \\ 2 \end{gathered}$ | $\begin{gathered} 05 \\ 100 \\ 50 \\ 10 \end{gathered}$ |  | $\begin{gathered} 17 \\ * \\ 17 \end{gathered}$ | ** | $\mu \mathrm{V} / \mu \mathrm{sec}$ $\mu \mathrm{V} / \mu \mathrm{sec}$ pA nA mV |
| POWER SUPPLIES |  |  |  |  |  |  |  |
| $\begin{aligned} & +V_{c c} \\ & -V_{c c} \\ & +I_{c c}\left(+V_{c c}=15 \mathrm{~V}\right)^{(9)} \\ & -I_{c c}\left(-V_{c c}=15 \mathrm{~V}\right)^{(9)} \end{aligned}$ | $\begin{array}{r} +145 \\ -145 \end{array}$ | $\begin{array}{r} +15 \\ -15 \\ 11 \\ -11 \end{array}$ | $\begin{array}{r} +16 \\ -16 \\ 13 \\ -13 \end{array}$ | * | * | * | $\begin{gathered} V \\ V \\ m A \\ \mathrm{~mA} \end{gathered}$ |

ELECTRICAL (CONT)

| MODEL | SHC5320KH |  |  | SHC5320SH |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |
| Specification Storage | $\begin{gathered} 0 \\ -65 \end{gathered}$ |  | $\begin{gathered} +75 \\ +150 \end{gathered}$ | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |

- Specification same as grade to the left

NOTES (1) $V_{C M}= \pm 5 \mathrm{VDC}$ (2) Based on a $\pm 05 \mathrm{~V}$ swing for each supply with all other supplies held constant (3) $V_{0}$ - 10 V step, $R_{L} \quad 2 \mathrm{k} \Omega, C_{L}$ $50 \mathrm{pF} \quad$ (4) $\mathrm{V}_{0}=200 \mathrm{mV}$ p-p, $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \quad$ (5) $\mathrm{V}_{\mathrm{IN}}=20 \mathrm{~V} p-\mathrm{p}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, unattenuated output (6) $\mathrm{V}_{\mathrm{O}} \quad 20 \mathrm{~V}$ step, $\mathrm{R}_{\mathrm{L}} \quad 2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}$ 50 pF (7) Simulated only, not tested (8) $V_{I N}-0 V, V_{I H}-+35 V, t_{R}-20 n s e c\left(V_{I L}\right.$ to $\left.V_{I H}\right) \quad$ ( 9 ) Specified for zero differenial input voltage between pIns 1 and 2 Supply current will increase with differential input (as may occur in the Hold mode) to approximately +28 mA average at 20 V differential

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Voltage Between $+\mathrm{V}_{c c}$ and $-\mathrm{V}_{c c}$ Termınals | 40 V |
| :---: | :---: |
| Input Voltage | Actual Supply Voltage |
| Differential Input Voltage | $\pm 24 \mathrm{~V}$ |
| Digital Input Voltage | $+8 \mathrm{~V},-15 \mathrm{~V}$ |
| Output Current, continuous ${ }^{(2)}$ | $\pm 20 \mathrm{~mA}$ |
| Internal Power Dissipation | 450 mW |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}<T_{\text {A }}<+150^{\circ} \mathrm{C}$ |
| Output Short-circuit Duration ${ }^{131}$ | None |
| Lead Temperature (soldering, 10 seconds) | $300^{\circ} \mathrm{C}$ |
| CAUTION: These devices are sensitive to Appropriate I.C. handling procedures shou | electrostatic discharge. ld be followed. |

NOTES (1) Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired Functional operation under any of these conditions is not necessarily implied (2) Internal power dissipation may limit output current to less than +20 mA (3) WARNING: This device cannot withstand even a momentary short circuit to either supply.

## PIN ASSIGNMENTS

| Pin 1 | -Input | 14 | Mode Control |
| :---: | :--- | :--- | :--- |
| 2 | +Input | 13 | Supply Common |
| 3 | Offset Adjust | 12 | NC |
| 4 | Offset Adjust | 11 | External Hold Capacitor |
| 5 | -V | 10 | NC |
| 6 | Reference Common | 9 | $+V_{c c}$ |
| 7 | Output | 8 | Bandwidth Control |

## BURN-IN SCREENING

Burn-in screening is an option available for the models in the Ordering Information table. Burn-in duration is 160 hours at the indicated temperature (or equivalent combination of time and temperature).

CONNECTION DIAGRAM


All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

ORDERING INFORMATION

| Model | Temperature Range | Input Offset Over Temp. Range |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { SHC5320KH } \\ & \text { SHC5320SH } \end{aligned}$ | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \pm 15 \mathrm{~mW} \\ \pm 2 \mathrm{~mW} \end{gathered}$ |
| BURN-IN SCREENING OPTION <br> See text for details |  |  |
| Model | Temperature Range | Burn-In Temp (160 hours) |
| $\begin{aligned} & \text { SHC5320KH-BI } \\ & \text { SHC5320SH-BI } \end{aligned}$ | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & +125^{\circ} \mathrm{C} \\ & +125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |

NOTE (1) Or equivalent combination of tıme and temperature

MECHANICAL


## TYPICAL PERFORMANCE CURVES

$\pm \mathrm{V}_{\mathrm{cc}}-15 \mathrm{~V}$


OPEN－LOOP GAIN
AND PHASE RESPONSE


CHARGE OFFSET


DRIFT CURRENT VS TEMPERATURE


## DISCUSSION OF SPECIFICATIONS

## WHAT IS A SAMPLE／HOLD AMPLIFIER？

A sample／hold amplifier（also sometimes called a track－ and－hold amplifier）is a circuit that captures and holds an analog voltage at a specific point in time under con－
trol of an external circuit，such as a microprocessor．This type of circuit has many applications；however，its prim－ ary use is in data acquisition systems which require that the voltage be captured and held during the analog－to－ digital conversion process．Use of a sample／hold effec－ tively increases the bandwidth of a data acquisition sys－ tem by a significant amount．For further discussion of this capability，refer to＂Signal Digitization＂in the

Applications section of this data sheet.
The ideal sample/hold amplifier in its simplest form contains four primary components as illustrated in Figure 1, although in actual practice they may not be internally connected exactly as shown. Amplifier $A_{1}$, the input buffer, provides a high impedance load to the source circuit and supplies charging current to the holding capacitor $\mathrm{C}_{\mathrm{H}}$. Switch $\mathrm{S}_{1}$ opens and closes under external control to gate the buffered input signal to the holding circuit or to remove it so that the most recently sampled signal will be held. Amplifier $\mathrm{A}_{2}$ serves to present a high impedance load to the holding capacitor and to provide a low impedance voltage source for external loads. A


FIGURE 1. Ideal Sample/Hold Amplifier.
minimum of three terminals are provided for the user: input, output, and mode control (or sample/hold control). When $S_{1}$ is closed, the output signal follows the input signal, subject to errors imposed by amplifier bandwidth and other errors as discussed below. When $\mathrm{S}_{1}$ is opened, the voltage stored on the holding capacitor will be held indefinitely (in the ideal case), and will appear at the output of the circuit until $S_{1}$ is again closed under command of the mode control signal.
The following discussion of specifications covers the critical types of errors which may be experienced in applications of a sample/hold amplifier. These errors are depicted graphically in Figure 2, and in the Typical Performance Curves.


FIGURE 2. Illustration of Sample/Hold Specifications.
Acquisition Time is the time required for the sample/ hold output to settle within a given error band of its final value after the sample mode is initiated. Included in this time are effects of switch delay time, slew rate of the
buffer amplifier, and settling time for a specified change in held voltage value. Slew rate limitations of the buffer amplifier will cause actual acquisition time to be highly dependent on the amplitude of the voltage to be acquired, relative to the value already held by the capacitor. Therefore, proper specification of sample/hold amplifier performance includes definition of both output value step size and required error band accuracy.
Aperture Time (or aperture delay time) is the time required for switch $S_{1}$ to open and remove the charging signal from the capacitor after the mode control signal has changed from "sample" to "hold". This time is measured from the $50 \%$ point of the Hold mode transition to the time at which the output stops tracking the input. This parameter is very important in applications for which the input signal is changing very rapidly when the Hold mode is initiated.
Effective Aperture Time is the difference in propagation delay times of the analog signal and the mode control signal from their respective input pins to switch $S_{1}$. This time may be negative, zero, or positive. A negative value indicates that the mode control propagation delay is shorter than the analog propagation delay, with the result that the analog value present on the capacitor at the time the switch opens occurred earlier than the application of the mode control signal by the amount of the effective aperture delay time.
Aperture Uncertainty (or aperture jitter) is the variation observed in the aperture time over a large number of observations. This parameter is important when the analog input is a rapidly changing signal, as aperture uncertainty contributes to lack of knowledge (at the output) about the true value of the input at the precise time the Hold mode is initiated. The maximum input frequency for a given acceptable error contribution due to aperture uncertainty is

$$
\mathrm{f}_{\max }=\text { Maximum Fractional Error } / 2 \pi \mathrm{t}_{\mathrm{u}}
$$

where Maximum Fractional Error (MFE) is the ratio of the maximum allowable error voltage to peak voltage, and $t_{u}$ is the aperture uncertainty time. For a bipolar $\pm 10 \mathrm{~V}$ signal and a maximum uncertainty error of $1 / 2 \mathrm{LSB}$ in a 12 -bit system, the MFE is equal to $1 / 2 \mathrm{LSB} \div \mathrm{V}_{\text {PEAK }}$ $=2.44 \mathrm{mV} \div 10 \mathrm{~V}=0.000244 \mathrm{~V} / \mathrm{V}$, since $1 / 2 \mathrm{LSB}=$ 2.44 mV for a 20 V full-scale range.

For the same system operating with a unipolar 0 V to 10 V signal, MFE would be $0.000122 \mathrm{~V} / \mathrm{V}$.
Charge Offset (pedestal) is the output voltage change that results from charge transfer into the hold capacitor through stray capacitance when the Hold mode command is given. This charge appears as an offset voltage at the output, and in some sample/hold amplifiers may be a function of the input voltage.
Charge offset is specified for the SHC5320 using only the internal holding capacitor. When an external capacitor is added, charge offset is calculated as Charge Transfer ( pC ) divided by total hold capacitance. Charge Transfer is also specified for the SHC5320, and total hold capaci-
tance is the sum of the internal hold capacitor value （ 100 pF ）and the external hold capacitor．Since charge transfer is not a function of analog input voltage for the SHC5320，this error may be removed by means of the offset adjustment capability of the amplifier．
Droop Rate is the change in output voltage over time during the Hold mode as a result of hold capacitor leak－ age，switch leakage，and bias current of the output amplifier．Droop rate varies with temperature and the quality of the external holding capacitor，if used．Careful circuit layout is also required to minimize droop．
Drift Current is the net leakage current affecting the hold capacitor during the Hold mode．With knowledge of the drift current，droop can be calculated as：

$$
\operatorname{Droop}(\mathrm{V} / \mathrm{sec})=\mathrm{I}_{\mathrm{D}}(\mathrm{pA}) / \mathrm{C}_{\mathrm{H}}(\mathrm{pF})
$$

Hold Mode Feedthrough is the fraction of the input signal which appears at the output while in the Hold mode．It is primarily a function of switch capacitance， but may also be increased by poor layout practices．
Hold Mode Settling Time is the time required for the sample－to－hold transient to settle within a specified error band．

## OPERATING INSTRUCTIONS

## OFFSET ADJUSTMENT

The offset should be adjusted with the input grounded． During the adjustment，the sample／hold should be switching continuously between the Sample and the Hold modes．The offset should then be adjusted to zero output for the periods when the amplifier is in the Hold mode．In this way，the effects of both amplifier offset and charge offset will be accounted for．

## SAMPLE／HOLD CONTROL

A TTL logic＂ 0 ＂applied to pin 14 switches the SHC5320 into the Sample（track）mode．In this mode，the device acts as an amplifier which exhibits normal operational amplifier behavior，with the relationship of output to input signal depending upon the circuit configuration selected（see the Installation section below）．Application of a logic＂l＂to pin 14 switches the SHC5320 into the Hold mode，with the output voltage held constant at the value present when the hold command is given．Pin 14 presents less than one LSTTL load to the driving circuit throughout the full operating temperature range．

## ADDITION OF AN EXTERNAL CAPACITOR

The SHC5320 contains an internal 100pF MOS holding capacitor，sufficient for most high－speed applications．If improved droop performance is desired（with increased acquisition time），additional capacitance may be added between pins 7 and 11．If an external holding capacitor $\mathrm{C}_{\mathrm{H}}$ is used，then a noise－bandwidth capacitor with a value of $0.1 C_{H}$ should be connected from pin 8 to ground．The exact value and type of this bandwidth capacitor are not critical．
Teflon ${ }^{( }$DuPont Corporation

Capacitors with high insulation resistance and low dielec－ tric absorption，such as Teflon ${ }^{\circledR}$ or polystyrene units， should be used as storage elements（polystyrene should not be used above $+85^{\circ} \mathrm{C}$ ）．Care should be taken in the printed circuit layout to minimize leakage currents from the capacitor to minimize droop errors．
The value of the external capacitor determines the droop， charge offset，and acquisition time of the sample／hold． Both droop and charge offset will vary linearly with total hold capacitance from the values given in the specifica－ tion table for the internal 100 pF capacitor．The behavior of acquisition time versus total hold capacitance is shown in the Typical Performance Curves．

## OUTPUT PROTECTION

In order to optimize high－frequency performance of this device，output protection is not included．This high－ frequency performance is mandatory for a good sample／ hold，which must absorb high－frequency changes in load current when driving a successive－approximation A／D converter．Due to the lack of output protection，the out－ put circuit will not tolerate an indefinite short to com－ mon，but a momentary short is permissible．The output should never be shorted to supply．

## INSTALLATION

## LAYOUT PRECAUTIONS

Since the holding capacitor is connected to virtual ground at one end（pin 11）and to a low－impedance volt－ age source at the other（pin 7），the SHC5320 does not require the use of guard rings and other careful layout techniques which are required by many sample／hold cir－ cuits．However，normal good layout practice should be observed，minimizing the possibility of leakage paths across the holding capacitor．As in all digital－analog cir－ cuits，analog signal lines on the circuit board should cross digital signal paths at right angles whenever pos－ sible．

## GROUNDING AND BYPASSING

Pin 6 （REFERENCE COMMON）should be connected to the system analog signal common as close to the unit as possible．Likewise，pin 13 （SUPPLY COMMON） should be connected to the system supply common．If the system design prevents running these two common lines separately，they should be connected together close to the unit，preferably to a large ground plane surround－ ing the sample／hold．Bypass capacitors（ $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic in parallel with $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum）should be connected from each power supply terminal of the device to pin 13 （SUPPLY COMMON）．

## OFFSET ADJUSTMENT

Offset adjustment capability may be achieved by con－ necting a $10 \mathrm{k} \Omega, 10$－turn potentiometer as illustrated in Figure 3.


FIGURE 3. Connection of Offset Adjustment Potentiometer.

## NONINVERTING MODE

The most common application of the SHC5320 will utilize the connection illustrated in Figure 4. In this mode of operation, the sample/hold will operate as a unity-gain noninverting amplifier when in the Sample mode, and the output signal will track the input. The high bandwidth of the SHC5320 and the large open-loop gain assure that gain error will be minimized.
When sampling lower-amplitude signals, the SHC5320 may also be connected as a noninverting amplifier with gain, as illustrated in Figure 5. In this circuit the gain of the amplifier is equal to $1+R_{2} / R_{1}$ when sampling.


FIGURE 4. Noninverting Unity-Gain Connections.


FIGURE 5. Noninverting Configuration with Gain $=1+R_{2} / R_{1}$.

## INVERTING MODE

Unlike most sample/holds, the SHC5320 may also be connected to act as an inverting amplifier, as shown in Figure 6. For this configuration, the gain is equal to $-R_{2} / R_{1}$.

For further discussions of operational amplifiers and how to use them, consult the Burr-Brown/McGraw-Hill Electronics Series of reference books, available through your local Burr-Brown sales office.


FIGURE 6. Inverting Configuration with Gain $=-\left(R_{2} / R_{1}\right)$.

## INPUT OVERLOAD PROTECTION

It is possible that the input transconductance amplifier of the SHC5320 will saturate when the unit is in the Hold mode, due to a nonzero differential signal appearing between pins 1 and 2 . This differential signal may be the result of a rapidly changing input signal or application of a new channel from an input multiplexer. When the input buffer is saturated in this fashion, acquisition time may be degraded because of the time required for the buffer to recover from saturation. In addition, the input buffer, which is designed to provide large amounts of charging current to the output integrator, may draw large amounts of supply current which may exceed 40 mA peak in some applications. For these reasons, it is desirable to limit the differential voltage which may appear at the summing junction of the input buffer. Figures 7 and 8 illustrate possible methods of providing this


FIGURE 7. Input Overload Protection-Inverting Configuration.


FIGURE 8. Input Overload Protection-Noninverting Configuration.
voltage limitation for the inverting and noninverting configurations. The diodes may be Schottky diodes, which will provide the fastest clamping action and lowest clamping voltage, but fast signal diodes such as 1N914 will also work in most applications. In each configuration the value of $R_{1}$ should be large enough to avoid excessive loading of the input signal source. Similarly, $\mathrm{R}_{2}$ should have a value of $2 k \Omega$ or greater to insure sufficient load current capability from the sample/hold. If the value of $\mathrm{R}_{2}$ becomes too large, however, the added capacitance of the diodes may change the sample/hold phase response enough to cause oscillation.

## APPLICATIONS

## SIGNAL DIGITIZATION

Sample/hold amplifiers are normally used to hold input voltages to an A/D converter constant during conversıon. Digitizing errors result if the analog signal beıng digitized varies excessively during conversion.
For example, the Burr-Brown ADC $80 \mathrm{H}-\mathrm{AH}-12$ is a $12-$ bit successive-approximation converter with a $25 \mu \mathrm{sec}$ conversion time. To insure the accuracy of the output data, the analog input signal to the $\mathrm{A} / \mathrm{D}$ converter must not change more than $1 / 2 \mathrm{LSB}$ during conversion.
The maximum rate of change of a sine wave of frequency, $\mathrm{f}, \mathrm{is} \mathrm{dv} / \mathrm{dt}(\max )=2 \pi \mathrm{Af}(\mathrm{V} / \mathrm{sec})$. If one allows a $1 / 2 \mathrm{LSB}$ change $(2.44 \mathrm{mV})$ for a $\pm 10 \mathrm{~V}$ input swing to the $\mathrm{A} / \mathrm{D}$ converter, the allowable input rate-of-change limit would be $2.44 \mathrm{mV} / 25 \mu \mathrm{sec}=0.0976 \mathrm{mV} / \mu \mathrm{sec}$. Thus the sampled sinusoidal signal frequency limit is

$$
\mathrm{f}=\left(0.0976 \times 10^{3}\right) / 2 \pi \mathrm{~A}=15.5 / \mathrm{A}(\mathrm{~Hz})
$$

where $A$ is the peak amplitude of the sine wave. For a $\pm 10 \mathrm{~V}$ sine wave, this corresponds to a frequency of 1.6 Hz , hardly acceptable for the majority of sampled data systems.

However, a sample/hold in front of the A/D converter "freezes" the converter's input signal whenever it is necessary to make a conversion. The rate-of-change limitation calculated above no longer exists. If a sample/ hold has acquired an input signal and is tracking it, the sample/hold can be commanded to hold it at any instant in time. There is a short delay (aperture delay) between the time the hold command is asserted and the time the circuit actually holds. The hold command signal can usually be advanced in time (or delayed, in the case of negative effective aperture delay) to cause the amplifier to hold the signal actually desired.
Aperture uncertainty (also called aperture jitter) is also a key consideration. For the SHC5320 there is a 300psec period during which the signal should not change more than the amount allowed for aperture uncertainty in the system error budget, perhaps 1/2LSB for a 12-bit system. For a $\pm 10 \mathrm{~V}$ input range ( $1 / 2 \mathrm{LSB}=2.44 \mathrm{mV}$ ), the input signal rate of change limitation is $2.44 \mathrm{mV} / 0.3 \mathrm{nsec}=$ $8.13 \mathrm{mV} / \mathrm{nsec}$. The equivalent input sine wave frequency is

$$
\mathrm{f}=8.13 \times 10^{6} / 2 \pi \mathrm{~A}=1.29 / \mathrm{A}(\mathrm{MHz})
$$

a factor of almost 84,000 higher than using the $A / D$ alone.

However, there are other considerations. The resampling rate of an ADC80H/SHC5320 combination is $26.5 \mu \mathrm{sec}$ ( $25 \mu \mathrm{sec}$ A/D conversion time plus $1.5 \mu \mathrm{sec} \mathrm{S} / \mathrm{H}$ acquisition time). Sampling a sine wave at the Nyquist rate, this permits a maximum input signal frequency of 37.7 kHz . The above analysis assumes that the droop rate of the sample/hold is negligible-less than 1/2LSB during the conversion time-and that the large signal bandwidth response of the sample/hold causes negligible waveform distortion. Both of these assumptions are valid for the SHC5320 in this application.

## DATA ACQUISITION

The SHC5320 may be used to hold data for analog-todigital conversion or may be used to provide pulseamplitude modulation (PAM) data output (see Figures 9 and 10 ).


FIGURE 10. PAM Output.

## DATA DISTRIBUTION

The SHC5320 may be used to hold the output of a digital-to-analog converter and distribute several different analog voltages to different loads (see Figure 11).

## HIGH-SPEED DATA ACQUISITION

The minimum sample time for one channel in a data acquisition system is usually considered to be the acquisition time of the sample/hold plus the conversion time of the A/D converter. If two or more sample/holds are used with a multiplexer (such as the Burr-Brown MPC8S or MPC16S) as shown in Figure 12, the acquisition time of the sample/hold can be virtually eliminated. While the first channel is in hold and switched into the $A / D$ converter, the multiplexer may be addressed to the next channel. The second sample/hold will have acquired this signal by the time the conversion is complete. Then, the sample/holds reverse roles and another channel is addressed. In low level systems an instrumentation amplifier (such as the Burr-Brown INA101) and a differential multiplexer (such as the Burr-Brown MPC4D or MPC8D) may be required in front of the sample/hold. The settling and acquisition times of the multiplexer, instrumentation amplifier, and sample/hold can be eliminated from the total conversion time as before by operating in this overlapped mode with the sample/holds.


FIGURE 9. Typical Data Acquisition Configuration.


SHC5320
FIGURE 11. Typical Data Distribution Configuration.


FIGURE 12. Typical Overlapped Sample/Hold Configuration.


## ANALOG-TO-DIGITAL CONVERTERS

The Burr-Brown Analog-to-Digital (A/D) converter product line offers a broad selection of devices that enable you to choose the performance and price range ideally suited for your application. For example, the high-performance 12-bit ADC80, which converts to 12 -bit accuracy in $25 \mu \mathrm{~s}$, was originated by Burr-Brown in 1975 and has become an industry standard. The recently introduced ADC 603 is a 12 -bit, 10 MHz A/D converter that offers the industry's highest performance for RF signal processing applications. A high-resolution converter, the ADC76, converts 16 bits to $\pm 0.003 \%$ absolute accuracy in only $15 \mu$ s and is packaged in a 32 -pin triple-wide dual-in-line package. Another performance category is total harmonic distortion for audio digital recording.
All devices are complete and fully specified, with a track record of high reliability proven both in the field as well as in internal qualification testing.

## ANALOG-TO-DIGITAL CONVERTERS SELECTION GUIDES

The Selection Guide shows parameters for the high grade. Refer to the Product Data Sheet for a full selection of grades. Models shown in boldface are new products introduced since publication of the previous Burr-Brown IC Data Book.

| INSTRUMENTATION ANALOG-TO-DIGITAL CONVERTERS |  |  |  |  | Boldface = NEW |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| High | ADC71 | 16 | $\pm 0.003$ | $5,10,20 \mathrm{U} / \mathrm{B}$ | 50 | 14 | Ind, Com | CD | $\mathrm{Q}, \mathrm{BI}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Resolution | ADC72 | 16 | $\pm 0.003$ | $5,10,20 \mathrm{U} / \mathrm{B}$ | 50 | 14 | Ind, Com | MC | $\mathrm{Q}, \mathrm{BI}$ |
|  | R | $9.1-4$ |  |  |  |  |  |  |  |
|  | ADC76 | 16 | $\pm 0.003$ | $5,10,20 \mathrm{U} / \mathrm{B}$ | 17 | 14 | Ind, Com | $\mathrm{CD}, \mathrm{MC}$ | $\mathrm{Q}, \mathrm{BI}$ |

NOTES: (1) Temperature Range: $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Mil}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) $\mathrm{HCD}=$ Hermetic Ceramic DIP, PDIP = Plastic DIP, CD = Ceramic DIP, MC = Metal Can. (3) Qindicates optional reliability screening is available for this model. BI indicates that an optional 160 hour burn-in is available for this model. (4) U/B indicates the input voltage range for the model: $\mathrm{U}=$ unipolar, $\mathrm{B}=$ bipolar.

AUDIO, COMMUNICATIONS, DSP ANALOG-TO-DIGITAL CONVERTERS
Boldface $=$ NEW

| Description | Model | Resolution (Bits) | Linearity <br> Error (\%FSR) | Input Range (V) | Conv Time ( $\mu \mathrm{s}$ ) | THD+N <br> (Typ dB) | Temp Range ${ }^{(1)}$ | Pkg ${ }^{(2)}$ | $\mathbf{Q}^{(3)}$ <br> Screen | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ultra-High | ADC600 | 12 | $\pm 0.012$ | $\pm 1.25$ | 0.1 | 68 | Com, Ind | Module |  | 9.2-89 |
| Speed | ADC603 | 12 | $\pm 0.012$ | $\pm 1.25$ | 0.1 | 68 | Com, Mil | Special HDIP |  | 9.2-110 |
| High | ADC803 | 12 | $\pm 0.012$ | 10V/20V | 1.5 | NA | Ind, Mil | HMD | Q | 9.2-124 |
| Speed | ADC601 | 12 | $\pm 0.012$ | 10V/20V | 1.0 | 70 | Ind, Mil | HCD |  | 9.2-107 |
| Very High Accuracy, High Speed | ADC701 | 16 | $\pm 0.0035$ | 10V/20V | 1.5 | 94 | Com | 40-p DI | - | 9.2-118 |


|  | Model | Resolution (Bits) | Typical Linearity | Input Range (V) | Conv Time ( $\mu \mathrm{s}$ ) | Max THD+N $\left(\mathrm{V}_{\mathrm{IN}}= \pm \mathrm{FS}\right)$ | Output Format | Pkg | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Performance | PCM75 | 16 | $\begin{aligned} & \text { 15-Bit } \\ & \text { 14-Bit } \end{aligned}$ | $\begin{aligned} & \pm 2.5, \pm 5 \\ & \pm 10 \mathrm{~V} \end{aligned}$ | 17 | $\begin{aligned} & -84 \mathrm{~dB}(\mathrm{JG}) \\ & -88 \mathrm{~dB}(\mathrm{KG}) \end{aligned}$ | Parallel or Serial | 32-p DIP | 9.2-136 |
| Low Cost | PCM78 | 16 | 14-Bit | $\pm 1.25$ | 4 | 68 | Serial | 28-p DIP | 9.2-145 |

NOTES: (1) Temperature Range: $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, $\mathrm{Ind}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Mil}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (2) $\mathrm{HCD}=$ Hermetic Ceramic DIP, HMD = Hermetic Metal DIP. (3) Q indicates optional reliability screening is available for this model.

## MODELS STILL AVAILABLE BUT NOT FEATURED IN THIS BOOK

ADC10HT
ADC82AG
ADC82AM
ADC806


## 16-Bit <br> ANALOG-TO-DIGITAL CONVERTER

## FEATURES

- 16-BIT RESOLUTION
- $\pm 0.003 \%$ MAXIMUM NONLINEARITY
- COMPACT DESIGN

32-pin Ceramic or Hermetic Metal Package -FAST CONVERSION SPEED

50 $\mu \mathrm{s}$ Maximum

- LOW COST


## DESCRIPTION

The ADC71 and ADC72 are low cost, high quality, 16-bit successive approximation analog-to-digital converters. They use state-of-the-art IC and lasertrimmed thin-film components and are packaged in either a convenient 32 -pin ceramic or metal dual-in-line package. The converter is complete with internal reference, clock, comparator, and thin-film scaling resistors, which allow selection of analog input ranges of $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}, 0$ to $+5 \mathrm{~V}, 0$ to +10 V and 0 to +20 V .
Data is available in parallel and serial form with corresponding clock and status output. All digital inputs and outputs are TTL-compatible.
Power supply voltages are $\pm 15 \mathrm{VDC}$ and +5 VDC .


## SPECIFICATIONS

ELECTRICAL
At $+25^{\circ} \mathrm{C}$ and rated power supplies unless otherwise noted.

| MODEL | ADC71J, K/ADC72J, K |  |  | ADC72A, B |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| RESOLUTION |  |  | 16 |  |  | 16 | Bits |
| INPUTS |  |  |  |  |  |  |  |
| ANALOG <br> Voltage Ranges: Bipolar Unipolar $\begin{aligned} & \text { Impedance (Direct Input) } \\ & 0 \text { to }+5 \mathrm{~V}, \pm 2.5 \mathrm{~V} \\ & 0 \text { to }+10 \mathrm{~V}, \pm 5.0 \mathrm{~V} \\ & 0 \text { to }+20 \mathrm{~V}, \pm 10 \mathrm{~V} \end{aligned}$ |  | $\left\lvert\, \begin{gathered} \pm 2.5, \pm 5, \pm 10 \\ 0 \text { to }+5,0 \text { to }+10, \\ 0 \text { to }+20 \\ \\ 2.5 \\ 5 \\ 10 \end{gathered}\right.$ |  |  | $\left\|\begin{array}{c}  \pm 25, \pm 5, \pm 10 \\ 0 \text { to }+5,0 \text { to }+10, \\ 0 \text { to }+20 \\ 25 \\ 5 \\ 10 \end{array}\right\|$ |  | v v <br> k $\Omega$ <br> $k \Omega$ <br> $\mathrm{k} \Omega$ |
| DIGITAL ${ }^{(1)}$ |  |  |  |  |  |  |  |
| Convert Command Logic Loading | Positive pulse 50 ns wide (mın) tralling edge (" 1 " to " 0 " initiates conversion) 1 |  |  |  |  |  | TTL Load |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |
| ACCURACY <br> Gain Error ${ }^{(2)}$ <br> Offset ${ }^{(2)}$ <br> Unipolar <br> Bipolar <br> Linearity Error. K, B $J, A$ <br> Inherent Quantization Error Differential Linearity Error |  | $\begin{gathered} \pm 01 \\ \pm 005 \\ \pm 01 \\ \\ \pm 1 / 2 \\ \pm 0003 \end{gathered}$ | $\begin{gathered} \pm 02 \\ \\ \pm 01 \\ \pm 0.2 \\ \pm 0003 \\ \pm 0006 \end{gathered}$ |  | $\begin{gathered} \pm 01 \\ \pm 005 \\ \pm 01 \\ \\ \pm 1 / 2 \\ \pm 0003 \end{gathered}$ | $\begin{gathered} \pm 02 \\ \\ \pm 01 \\ \pm 02 \\ \pm 0003 \\ \pm 0006 \end{gathered}$ | ```% % of FSR % of FSR % of FSR % of FSR LSB % of FSR``` |
| POWER SUPPLY SENSITIVITY $\begin{aligned} & \pm 15 \mathrm{VDC} \\ & +5 \mathrm{VDC} \end{aligned}$ |  | $\begin{aligned} & 0.003 \\ & 0001 \end{aligned}$ |  |  | $\begin{aligned} & 0003 \\ & 0.001 \end{aligned}$ |  | \% of FSR/\%Vs \% of FSR/\%Vs |
| $\begin{aligned} & \text { CONVERSION TIME }{ }^{(4)} \\ & 14 \text { BIts } \end{aligned}$ |  |  | 50 |  |  | 50 | $\mu \mathrm{s}$ |
| WARM-UP TIME | 10 |  |  | 10 |  |  | min |
| DRIFT <br> Gain (ADC71) <br> Gain (ADC72) <br> Offset <br> Unipolar <br> Bipolar <br> Linearity <br> No Missing Codes Temp Range JG, JM, AM (13 bits) <br> KG, KM, BM (14 bits) | $\begin{gathered} 0 \\ \pm 10 \end{gathered}$ | $\begin{aligned} & \pm 10 \\ & \pm 2 \\ & \pm 8 \\ & \pm 2 \end{aligned}$ | $\begin{gathered} \pm 15 \\ \pm 20 \\ \\ \pm 4 \\ \pm 10 \\ \pm 3 \\ \\ +50 \\ +40 \end{gathered}$ | 0 +10 | $\begin{aligned} & \pm 7 \\ & \pm 5 \end{aligned}$ | $\begin{gathered} \pm 15 \\ \\ \pm 2 \\ \pm 10 \\ \pm 2 \\ \\ +50 \\ +40 \end{gathered}$ | ppm $/{ }^{\circ} \mathrm{C}$ <br> ppm of FSR $/{ }^{\circ} \mathrm{C}$ ppm of FSR $/{ }^{\circ} \mathrm{C}$ ppm of FSR $/{ }^{\circ} \mathrm{C}$ $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| OUTPUT |  |  |  |  |  |  |  |
| DIGITAL DATA <br> (All codes complementary) <br> Parallel <br> Output Codes ${ }^{(5)}$. Unıpolar Bipolar <br> Output Drive <br> Serial Data Code (NRZ) <br> Output Drive <br> Status <br> Status Output Drive Clock Output Drive Frequency ${ }^{(7)}$ | $350$ | CSB СОB, СTC ${ }^{(8)}$ CSB, COB <br> " "1" during conve | 2 2 2 2 2 350 | , |  | 2 2 | TTL Loads <br> TTL Loads <br> TTL Loads <br> TTL Loads kHz |
| INTERNAL REFERENCE VOLTAGE <br> Max External Current with No Degradation of Specs <br> Temp Coefficient (ADC72) <br> Temp Coefficient (ADC71) | 6.0 | 6.3 | $\begin{gathered} 66 \\ \pm 200 \\ \pm 10 \\ \pm 10 \end{gathered}$ | 6.0 | 63 | $\begin{gathered} 66 \\ \pm 200 \\ \pm 5 \end{gathered}$ | V <br> $\mu \mathrm{A}$ ppm $/{ }^{\circ} \mathrm{C}$ ppm $/{ }^{\circ} \mathrm{C}$ |

## SPECIFICATIONS

## ELECTRICAL (CONT)

At $+25^{\circ} \mathrm{C}$ and rated power supplies unless otherwise noted.

| MODEL | ADC71J, K/ADC72J, K |  |  | ADC72A, B |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY REQUIREMENTS <br> Power Consumption <br> Rated Voltage, Analog <br> Rated Voltage, Digital <br> Supply Drain +15VDC <br> Supply Drain -15VDC <br> Supply Drain +15VDC | $\begin{aligned} & \pm 14.5 \\ & +4.75 \end{aligned}$ | $\begin{gathered} 550 \\ \pm 15 \\ +5 \\ +45 \\ -35 \\ +70 \end{gathered}$ | $\begin{aligned} & \pm 15.5 \\ & +5.25 \end{aligned}$ | $\begin{aligned} & \pm 14.5 \\ & +4.75 \end{aligned}$ | $\begin{gathered} 550 \\ \pm 15 \\ +5 \\ +45 \\ -35 \\ +70 \end{gathered}$ | $\begin{aligned} & \pm 15.5 \\ & +5.25 \end{aligned}$ | mW <br> VDC <br> VDC <br> mA <br> mA <br> mA |
| TEMPERATURE RANGE <br> Specification <br> Operating (derated specs) <br> Storage | $\begin{gathered} 0 \\ -25 \\ -55 \end{gathered}$ |  | $\begin{array}{r} +70 \\ +85 \\ +125 \end{array}$ | $\begin{aligned} & -25 \\ & -55 \\ & -55 \end{aligned}$ |  | $\begin{gathered} +85 \\ +85 \\ +125 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

## NOTES:

1 DTL/TTL compatıble, ie , Logic " 0 " $=08 \mathrm{~V}$, max Logic " 1 " $=20 \mathrm{~V}$, min for inputs For dıgital outputs Logıc " 0 " $=+04 \mathrm{~V}$, max Logıc " 1 " $=24 \mathrm{~V}, \mathrm{~min}$
2 Adjustable to zero
3. FSR means Full Scale Range For example, unit connected for $\pm 10 \mathrm{~V}$ range has 20 V FSR

4 Conversion time may be shortened with "Short Cycle" set for lower resolution, see "Additional Connections Required" section
5 See Table I CSB - Complementary Straıght Bınary COB - Complementary Offset Bınary CTC - Complementary Two's Complement
6. CTC coding obtained by invertıng MSB (Pin 1 )

## MECHANICAL



## ABSOLUTE MAXIMUM SPECIFICATIONS




## ORDERING INFORMATION

| Model | Temperature Range | Nonlinearity |
| :---: | :---: | :---: |
|  |  |  |
| ADC71JG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 0006 \% \mathrm{FSR}$ |
| ADC71KG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 0003 \% \mathrm{FSR}$ |
| ADC72JM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 0006 \% \mathrm{FSR}$ |
| ADC72KM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 0003 \% \mathrm{FSR}$ |
| ADC72AM | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 0006 \% \mathrm{FSR}$ |
| ADC72BM | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 0003 \% \mathrm{FSR}$ |

## DISCUSSION OF PERFORMANCE

The accuracy of a successive approximation A/D converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent Quantization Error of $\pm 1 / 2$ LSB. The remaining errors in the $A / D$ converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary,
these errors consist of intial errors includıng Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the zero or minus full scale point (all bits Off) and Offset drift shifts the line left or right over the operating temperature range. Linearity error is unadjustable and is the most meaningful indicator of A/D converter accuracy. Linearity error is the deviation of an actual bit transition from the ideal transition value at any level over the range of the $A / D$ converter. $A$

Differential Linearity error of $\pm 1 / 2$ LSB means that the width of each bit step over the range of the $A / D$ converter is $1 \mathrm{LSB}, \pm 1 / 2 \mathrm{LSB}$.

The ADC71/72 is also monotonic, assuring that the output digital code either increases or remains the same for increasing analog input signals. Burr-Brown also guarantees that these converters will have no missing codes over a specified temperature range when shortcycled for 14-bit operation.

## TIMING CONSIDERATIONS

The timing diagram (Figure 2) assumes an analog input such that the positive true digital word 100110001001 0110 exists. The output will be complementary as shown in Figure 2 ( 0110011101101001 is the digital output). Figures 2 a and 2 b are timing diagrams showing the relationship of serial data to clock and valid data to status.


FIG('RE I Input 以 Output tor an Ideal Bipolat A I) Converter


FIGURE 2. ADC71/72 Timing Diagram.


FIGURE 2a. Timing Relationship of Serial Data to Clock.


FIGURE 2b. Timing Relationship of Valid Data to Status.

## DEFINITION OF DIGITAL CODES

## PARALLEL DATA

Two binary codes are available on the ADC71/72 parallel output; they are complementary (logic " 0 " is true) straight binary (CSB) for unipolar input signal ranges and complementary offset binary (COB) for bipolar input signal ranges. Complementary two's complement (CTC) may be obtained by inverting MSB (Pin 1).

Table 1 shows the LSB, transition values, and code definitions for each possible analog input signal range for 12-, 13- and 14-bit resolutions. Figure 3 shows the connections for 14-bit resolution, parallel data output, with $\pm 10 \mathrm{~V}$ input.

## SERIAL DATA

Two straight binary (complementary) codes are available on the serial output line: CSB and COB. The serial data is available only during conversion and appears with MSB occurring first. The serial data is synchronous with the internal clock as shown in the timing diagrams of Figures 2 and 2a. The LSB and transition values shown in Table I also apply to the serial data output except for the CTC code.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

| Binary BIN Output | INPUT VOLTAGE RANGE AND LSB VALUES |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Input Voltage Range | Defined As | $\pm 10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 25 \mathrm{~V}$ | 0 to +10 V | 0 to +5 V | 0 to +20V |
| Code Designation |  | $\begin{aligned} & \mathrm{COB}(1) \\ & \operatorname{or~CTC}(2) \end{aligned}$ | $\begin{aligned} & \mathrm{COB}(1) \\ & \text { or } \mathrm{CTC}(2) \end{aligned}$ | $\begin{aligned} & \mathrm{COB}(1) \\ & \text { or } \mathrm{CTC}(2) \end{aligned}$ | CSB(3) | CSB(3) | CSB(3) |
| One Least Significant Bit LSB | $\begin{aligned} & \frac{\text { FSR }}{2^{n}} \\ & n=12 \\ & n=13 \\ & n=14 \end{aligned}$ | $\begin{gathered} \frac{20 \mathrm{~V}}{2^{n}} \\ 488 \mathrm{mV} \\ 244 \mathrm{mV} \\ 122 \mathrm{mV} \end{gathered}$ | $\begin{aligned} & \frac{10 \mathrm{~V}}{2^{n}} \\ & 244 \mathrm{mV} \\ & 122 \mathrm{mV} \\ & 610 \mu \mathrm{~V} \end{aligned}$ | $\begin{gathered} \frac{5 \mathrm{~V}}{2^{n}} \\ 122 \mathrm{mV} \\ 610 \mu \mathrm{~V} \\ 305 \mu \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \frac{10 \mathrm{~V}}{2^{n}} \\ & 244 \mathrm{mV} \\ & 122 \mathrm{mV} \\ & 610 \mu \mathrm{~V} \end{aligned}$ | $\begin{gathered} \frac{5 V}{2^{n}} \\ 122 \mathrm{mV} \\ 610 \mu \mathrm{~V} \\ 305 \mu \mathrm{~V} \end{gathered}$ | $\begin{gathered} \frac{20 \mathrm{~V}}{2^{n}} \\ 488 \mathrm{mV} \\ 244 \mathrm{mV} \\ 122 \mathrm{mV} \end{gathered}$ |
| Transition Value <br> MSB LSB <br> 000 000(4) <br> 011111 <br> 111110 | +Full Scale Mid Scale -Full Scale | $\begin{array}{\|c} +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -10 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{array}$ | $\left\lvert\, \begin{gathered} +5 V-3 / 2 L S B \\ 0 \\ -5 V+1 / 2 L S B \end{gathered}\right.$ | $\left\|\begin{array}{c} +25 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -25 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{array}\right\|$ | $\left.\left\|\begin{array}{c} +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ +5 \mathrm{~V} \\ 0 \end{array}\right\| \begin{aligned} & 1 / 2 \mathrm{LSB} \end{aligned} \right\rvert\,$ | $\left\lvert\, \begin{gathered} +5 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ \\ +25 \mathrm{~V} \\ 0 \end{gathered}\right.$ | $\left\lvert\, \begin{gathered} +20 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ +10 \mathrm{~V} \\ 0+1 / 2 \mathrm{LSB} \end{gathered}\right.$ |
| (1) $C O B=$ Complementary Offset Binary <br> (2) CTC = Complementary Two's Complement - obtanned by inverting the most significant bit MSB (Pin 1) |  |  |  | (3) CSB $=$ Complementary Straight Binary <br> (4) Voltages given are the nominal value for transition to the code specified |  |  |  |



* Capacitor should be connected even if external gain adjust is not used.

FIGURE 3. ADC71/72 Connections For: $\pm 10 \mathrm{~V}$ Analog Input, 14-Bit Resolution (Short-Cycled), Parallel Data Output.

## DISCUSSION OF SPECIFICATIONS

The ADC71/72 is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are linearity, drift, gain and offset errors, and conversion speed effects on accuracy. This ADC is factory-trimmed and tested for all critical key specifications.

## GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory-trimmed to typically $\pm 0.1 \%$ of FSR (typically $\pm 0.05 \%$ for unipolar offset) at $25^{\circ} \mathrm{C}$. These errors may be trimmed to zero by connecting external trim potentiometers as shown in Figures 6 and 7.

## POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy. The power supply sensitivity is specified for $\pm 0.003 \%$ of FSR $/ \% \Delta \mathrm{~V}_{\mathrm{S}}$ for $\pm 15 \mathrm{~V}$ supplies and $\pm 0.001 \%$ of FSR $/ \% \Delta \mathrm{~V}_{\text {s }}$ for +5 V supplies. Normally, regulated power supplies with $1 \%$ or less ripple are recommended for use with this ADC. See Layout Precautions, Power Supply Decoupling and Figure 4.


FIGURF. 4. Recommended Power Supply Decoupling.

## LAYOUT AND OPERATING INSTRUCTIONS

## LAYOUT PRECAUTIONS

Analog and digital common are not connected internally in the ADC71/72 but should be connected together as close to the unit as possible, preferably to a large plane under the ADC. If these grounds must be run separately, use wide conductor patterns and a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital commons returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout. The comparator input (Pin 27) is extremely sensitive to noise. Any connection to this point should be as short as possible and shielded by Analog Common or $\pm 15$ VDC supply patterns.

## POWER SUPPLY DECOUPLING

The power supplies should be bypassed with tantalum capacitors as shown in Figure 4 to obtain noise free operation. These capacitors should be located close to the ADC.

## INPUT SCALING

The analog input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the $A, D$ converter. Connect the input signal as shown in Table II. See Figure 5 for circuit details.
TABLE II. ADC72 Input Scaling Connections.

| Input <br> Signal <br> Range | Output <br> Code | Connect <br> Pin 26 <br> To Pin | Connect <br> Pin 24 <br> To | Connect <br> Input <br> Signal <br> To Pin |
| :---: | :---: | :---: | :---: | :---: |
| +10 V | COB or CTC• | 27 | Input Sig | 24 |
| $\pm 5 \mathrm{~V}$ | COB or CTC• | 27 | Open | 25 |
| +25 V | COB or CTC• | 27 | Pin 27 | 25 |
| 0 to +5 V | CSB | 22 | Pin 27 | 25 |
| 0 to +10 V | CSB | 22 | Open | 25 |
| 0 to +20 V | CSB | 22 | Input Sig | 24 |

- Obtained by inverting MSB Pin 1


FIGURE 5. ADC71/72 Input Scaling Circuit.

## OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS

Gain and Offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC as shown in Figures 6 and 7. Multiturn potentiometers with $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or better TCR's are recommended for minimum drift over temperature and time. These pots may be any value from $10 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$. All resistors should be $20 \%$ carbon or better. Pin 29 (Gain Adjust) and Pin 27 (Offset Adjust) may be left open if no external adjustment is required.

## ADJUSTMENT PROCEDURE

OFFSET - Connect the Offset potentiometer (make sure $R_{1}$ is as close to pin 27 as possible) as shown in Figure 6. Sweep the input through the end point transition voltage that should cause an output transition to all bits Off ( $\mathrm{E}_{\mathrm{IN}}^{\mathrm{OFF}}$ ).

Adjust the Offset potentiometer until the actual end point transition voltage occurs at $\mathrm{E}_{\mathbb{0 1}}^{\mathrm{I}}$. The ideal transition voltage values of the input are given in Table I.

GAIN - Connect the Gain adjust potentiometer as shoun in Figure 7. Sweep the input through the end point transition voltage that should cause an output transtion to all bits on ( $E_{ハ}^{\prime N}$ ). Adjust the Gain potentometer until the actual end point transitıon voltage occurs at $\mathrm{E}_{\text {ハ }}^{(1)}$

Table I details the transition voltage levels required.

## CONVERT COMMAND CONSIDERATIONS

Convert command resets the converter whenever taken high. This insures a valid conversion on the first conversion after power-up.
Convert command must stay low during a conversion unless it is desired to reset the converter during a conversion.


FIGiRF 6. Ino Methods of Connecting Optional Otfeet Adjust with a $0.4^{\prime}$, of HSR Range of Adjustment.


FIGURE 7. Connecting Optional Gain Adjust with a $0.2 \%$ Range of Adjustment.

## ADDITIONAL CONNECTIONS REQUIRED

The ADC71/72 may be operated at faster speeds for resolutions less than 14 or 13 bits, depending on the model selected, by connecting the Short-Cycle Input, pin 32, as shown in Table III. Conversion speeds, linearity, and resolutions are show for reference.

I ABI F III Short-Cycle Connectionsand Specilications for 12-to 14-Bit Renolution

| Resolution (Bits) | 16 | 14 | 13 | 12 |
| :---: | :---: | :---: | :---: | :---: |
| Connect Pin 32 to | Open | Pin 15 | Pin 14 | Pin 13 |
| Maximium Conversion Speed $/ \mu$ sec (1) | 57 | 50 | 465 | 43 |
| Maxımum Nonlinearity at $25^{\circ} \mathrm{C}, \%$ of FSR | $0003(2)$ | $0003(2)$ | 0006 | 0006 |

Notes
1 Max conversion time to maintain specified nonlinearity error
2 BM and KM models only

## OUTPUT DRIVE

Normally all ADC71/72 logic outputs will drive two standard TTL loads; however, if long digital lines must be driven, external logic buffers are recommended.

## heAT DISSIPATION

The ADC71/72 dissipates approximately 1.3 watts (typical) and the packages have a case-to-ambient thermal resistance $\left(\theta_{\mathrm{CA}}\right)$ of $25^{\circ} \mathrm{C} / \mathrm{W}$. For operation above $70^{\circ} \mathrm{C}, \theta_{\mathrm{CA}}$ should be lowered by a heat sink or by forced air over the surface of the package. See Figure 8 for $\theta_{\mathrm{CA}}$ requirement above $70^{\circ} \mathrm{C}$. If the converter is mounted on a PC card, improved thermal contact with the copper ground plane under the case can be achieved using a silicone heat sink compound. On a $0.062^{\prime \prime}$ thick PC card with a 16 square inch (min.) area, this technique will allow operation to $85^{\circ} \mathrm{C}$.

FIGURF 8. $\theta_{c}$, Requirement $A$ bove $70^{\circ}{ }^{\circ}$


# 16-Bit <br> ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- 16-bit resolution
- LINEARITY ERROR $\pm 0.003 \%$ MAX (KM, BM)
- NO MISSING CODES GUARANTEED FROM $0^{\circ} \mathrm{C}$ TO $+70^{\circ} \mathrm{C}$
- $15 \mu \mathrm{~S}$ CONVERSION TIME (15-BIT)
- Serial and parallel outputs
- COMPACT DESIGN

32-pin Ceramic or Hermetic Metal Package

- LOW COST


## DESCRIPTION

The ADC76 is a low cost, high quality, 16-bit successive approximation analog-to-digital converter. The ADC76 uses state-of-the-art IC and laser-trimmed thin-film components and is packaged in a convenient 32-pin dual-in-line package. The converter is complete with internal reference, short cycling capabilities, serial output, and thin-film scaling resistors, which allow selection of analog input ranges of $\pm 2.5 \mathrm{~V}$, $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}, 0$ to $+5 \mathrm{~V}, 0$ to +10 V and 0 to +20 V .
It is specified for operation over two temperature ranges: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}(\mathrm{J}, \mathrm{K})$ and $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}(\mathrm{A}, \mathrm{B})$.
Data is available in parallel and serial form with corresponding clock and status output. All digital inputs and outputs are TTL-compatible.
Power supply voltages are $\pm 15 \mathrm{VDC}$ and +5 VDC .


## SPECIFICATIONS

## ELECTRICAL

At $+25^{\circ} \mathrm{C}$ and rated power supplies unless otherwise noted.

| MODEL | ADC76J, K |  |  | ADC76A, B |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| RESOLUTION |  |  | 16 |  |  | * | Bits |
| ANALOG INPUTS |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Voltage Ranges } \begin{array}{l} \text { Bipolar } \\ \\ \text { Unipolar } \end{array} \\ & \text { Impedance (Direct Input) } \\ & 0 \text { to }+5 \mathrm{~V}, \pm 2.5 \mathrm{~V} \\ & 0 \text { to }+10 \mathrm{~V}, \pm 5.0 \mathrm{~V} \\ & 0 \text { to }+20 \mathrm{~V}, \pm 10 \mathrm{~V} \end{aligned}$ |  | $\left\lvert\, \begin{gathered} \pm 25, \pm 5, \pm 10 \\ 0 \text { to }+5,0 \text { to }+10, \\ 0 \text { to }+20 \\ 2.5 \\ 5 \\ 10 \end{gathered}\right.$ |  |  |  |  | V <br> V <br> $\mathrm{k} \Omega$ <br> $\mathrm{k} \Omega$ <br> k $\Omega$ |
| DIGITAL INPUTS ${ }^{(1)}$ |  |  |  |  |  |  |  |
| Convert Command Logic Loading | Positive pulse 50 ns wide (min) trailing edge (" 1 " to " 0 " initıates conversion)$\qquad$ |  |  |  |  |  | TTL Load |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |
| ACCURACY <br> Gain Error ${ }^{(2)}$ <br> Offset Error. Unipolar ${ }^{(2)}$ Bipolar ${ }^{(2)}$ <br> Linearity Error: K, B J, A <br> Inherent Quantization Error Differential Linearity Error Noise (3 $\sigma, \mathrm{p}-\mathrm{p}$ ) |  | $\begin{gathered} \pm 01 \\ \pm 0.05 \\ \pm 0.1 \\ \\ \pm 1 / 2 \\ \pm 0003 \\ \pm 0003 \end{gathered}$ | $\begin{gathered} \pm 02 \\ \pm 0.1 \\ \pm 0.2 \\ \pm 0003 \\ \pm 0.006 \end{gathered}$ |  |  |  | \% <br> $\%$ of FSR ${ }^{(3)}$ <br> $\%$ of FSR <br> \% of FSR <br> $\%$ of FSR <br> LSB <br> \% of FSR <br> \% of FSR |
| POWER SUPPLY SENSITIVITY $\begin{aligned} & \pm 15 \mathrm{VDC} \\ & +5 \mathrm{VDC} \end{aligned}$ |  | $\begin{aligned} & 0.003 \\ & 0001 \end{aligned}$ |  |  | * |  | $\%$ of FSR/\%Vs <br> \% of FSR/\%Vs |
| ```CONVERSION TIME \({ }^{(4)}\) 14 Bits 15 Bits 16 Bits``` |  |  | $\begin{aligned} & 15 \\ & 16 \\ & 17 \end{aligned}$ |  |  | * | $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| WARM-UP TIME | 5 |  |  | * |  |  | min |
| DRIFT <br> Gain <br> Offset: Unipolar <br> Bipolar <br> Linearity <br> No Missing Codes Temp Range $\begin{aligned} & \text { J, A (14-bit) } \\ & \text { K, B (13-bit) } \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \pm 2 \\ & \pm 2 \end{aligned}$ | $\begin{gathered} \pm 15 \\ \pm 4 \\ \pm 10 \\ \pm 3 \\ \\ +70 \\ +70 \end{gathered}$ | $\begin{gathered} 0 \\ -25 \end{gathered}$ | * | $\begin{aligned} & +70 \\ & +85 \end{aligned}$ | ppm $/{ }^{\circ} \mathrm{C}$ <br> ppm of FSR $/{ }^{\circ} \mathrm{C}$ <br> ppm of FSR $/{ }^{\circ} \mathrm{C}$ <br> ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ |
| OUTPUT |  |  |  |  |  |  |  |
| DIGITAL DATA <br> (All codes complementary) <br> Parallel <br> Output Codes ${ }^{(5)}$ : Unipolar Bipolar <br> Output Drive <br> Serial Data Code (NRZ) <br> Output Drive <br> Status <br> Status Output Drive <br> Internal Clock: Clock Output Drive Frequency ${ }^{(7)}$ | $933$ | CSB COB, CTC ${ }^{(8)}$ CSB, COB <br> c "1" during conver | 2 2 2 2 2 1400 | * |  |  | TTL Loads <br> TTL Loads <br> TTL Loads <br> TTL Loads kHz |
| POWER SUPPLY REQUIREMENTS <br> Power Consumption <br> Rated Voltage: Analog <br> Digital <br> Supply Drain: $\begin{aligned} & +15 V D C \\ & -15 V D C \\ & +5 \mathrm{VDC}\end{aligned}$ <br> +5VDC | $\begin{aligned} & \pm 14.5 \\ & +4.75 \end{aligned}$ | $\begin{gathered} 0.525 \\ \pm 15 \\ +5 \\ +14 \\ -17 \\ +10 \end{gathered}$ | $\begin{aligned} & \pm 155 \\ & +5.25 \end{aligned}$ | * |  | * | $\begin{gathered} \mathrm{W} \\ \text { VDC } \\ \text { VDC } \\ \mathrm{mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification Storage | $\begin{gathered} 0 \\ -55 \end{gathered}$ |  | $\begin{gathered} +70 \\ +125 \end{gathered}$ | $\stackrel{-25}{*}$ |  | +85 | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Specification same as ADC76J, K.
NOTES. (1) DTL/TTL compatible, i.e, Logic " 0 " $=0.8 \mathrm{~V}$, max, Logic " 1 " $=2.0 \mathrm{~V}$, min for inputs. For digital outputs Logic " 0 " $=04 \mathrm{~V}$, max, Logic " 1 " $=2.4 \mathrm{~V}$, min. (2) Adjustment to zero See "Optional External Gain and Offset Adjustment" section. (3) FSR means Full Scale Range. For example, unit connected for $\pm 10 \mathrm{~V}$ range has 20V FSR (4) Conversion time may be shortened with "Short Cycle" set for lower resolution and with use of Clock Rate

Control. See "Optional Conversion Time Adjustment" section. The Clock Rate Control (pin 23) should be connected to Digital Common for specified conversion time. Short Cycle (pin 32) should be left open for 16 -bit resolution or connected to the $\mathbf{n}+1$ digital output for n-bit resolution. For example, connect Short Cycle to Bit 15 (pin 15) for 14-bit resolution. For resolutions less than 16 bits, pin 32 should also be tied to +5 V through a $2 \mathrm{k} \Omega$ resistor. (5) See Table I. CSB-Complementary Straight Binary, COB-Complementary Offset Binary, CTC-Complementary Two's Complement. (6) CTC coding obtained by inverting MSB (pin 1). (7) Adjustable with Clock Rate Control from approximately 933 kHz to 1.4 MHz . See Figures 12 and 13 and Table III.

MECHANICAL


## ABSOLUTE MAXIMUM SPECIFICATIONS




## ORDERING INFORMATION

| Model | $\mathbf{1 - 2 4}$ | $\mathbf{2 5 - 9 9}$ | $\mathbf{1 0 0 - 2 4 9}$ |
| :---: | :---: | :---: | :---: |
| ADC76JG (16-bit) | $\$ 16770$ | $\$ 15340$ | $\$ 117.70$ |
| ADC76JM (13-bit) | 17500 | 14700 | 12600 |
| ADC76KG (16-bit) | 19250 | 17360 | 14150 |
| ADC76KM (14-bit) | 22000 | 18500 | 15800 |
| ADC76AM (13-bit) | 25500 | 21400 | 25200 |
| ADC76BM (14-bit) | 30000 | 25200 | 21600 |

## TYPICAL PERFORMANCE CURVES



## THEORY OF OPERATION

The accuracy of a successive approximation A/D converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent Quantization Error of $\pm 1 / 2 L S B$. The remaining errors in the $A / D$ converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain,


Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the zero or minus full scale point (all bits Off) and Offset drift shifts the line left or right over the operating temperature range. Linearity error is unadjustable and is the most meaningful indicator of A/D converter accuracy. Linearity error is the deviation of an actual bit transition from the ideal transition value at any level over the range of the $A / D$ converter. $A$ Differential Linearity error of $\pm 1 / 2$ LSB means that the
width of each bit step over the range of the $A / D$ converter is lLSB, $\pm 1 / 2 \mathrm{LSB}$.
The ADC76 is also Monotonic, assuring that the output digital code either increases or remains the same for increasing analog input signals. Burr-Brown also guarantees that this converter will have no missing codes over a specified temperature range when short cycled for 14-bit operation.

## TIMING CONSIDERATIONS

The timing diagram in Figure 2 assumes an analog input such that the positive true digital word 100110001001 0110 exists. The output will be complementary as shown in Figure 2 ( 0110011101101001 is the digital output). Figures 3 and 4 are timing diagrams showing the relationship of serial data to clock and valid data to status.


FIGURE 1. Input vs Output for an Ideal Bipolar A/D Converter.


FIGURE 2 ADC76 Timing Dtagram.


FIGURE 3. Timing Relationshıp of Serial Data to Clock.


FIGURE 4. Timing Relationship of Valid Data to Status.

## DIGITAL CODES

## Parallel Data

Two binary codes are available on the ADC76 parallel output: they are complementary (logic " 0 " is true) straight binary (CSB) for unipolar input signal ranges, and complementary offset binary (COB) for bipolar input signal ranges. Complementary two's complement (CTC) may be obtained by inverting MSB (pin 1).

Table I shows the LSB, transition values, and code definitions for each possible analog input signal range for 12-, 13- and 14-bit resolutions. Figure 5 shows the connections for 14-bit resolution, parallel data output, with $\pm 10 \mathrm{~V}$ input.

## Serial Data

Two straight binary (complementary) codes are available on the serial output line; they are CSB and COB. The serial data is available only during conversion and appears with MSB occurring first. The serial data is synchronous with the internal clock as shown in the timing diagrams of Figures 2 and 3. The LSB and transition values shown in Table I also apply to the serial data output except for the CTC code.

TABLE 1. Input Voltages, Transition Values, LSB Values, and Code Definitions.

| Binary (BIN) Output | INPUT VOLTAGE RANGE AND LSB VALUES |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Input Voltage Range | Defined As | $\pm 10 \mathrm{~V}$ | +5V | $\pm 25 \mathrm{~V}$ | 0 to +10 V | 0 to +5V | 0 to +20V |
| Code Designation |  | $\begin{aligned} & \mathrm{COB}(1) \\ & \text { or } \mathrm{CT}(2) \end{aligned}$ | $\begin{aligned} & \text { COB(1) } \\ & \text { or CTC(2) } \end{aligned}$ | $\begin{aligned} & \mathrm{COB}(1) \\ & \text { or } \mathrm{CTC}(2) \end{aligned}$ | CSB ${ }^{(3)}$ | CSB ${ }^{(3)}$ | CSB ${ }^{3}$ ) |
| One Least Significant Bit (LSB) | $\begin{gathered} \frac{\text { FSR }}{2^{n}} \\ n=12 \\ n=13 \\ n=14 \end{gathered}$ | $\begin{gathered} \frac{20 \mathrm{~V}}{2^{n}} \\ 488 \mathrm{mV} \\ 244 \mathrm{mV} \\ 122 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \frac{10 V}{2^{n}} \\ 244 \mathrm{mV} \\ 122 \mathrm{mV} \\ 610_{\mu} V \end{gathered}$ | $\begin{gathered} \frac{5 V}{2^{n}} \\ 122 \mathrm{mV} \\ 610 \mu \mathrm{~V} \\ 305 \mu \mathrm{~V} \end{gathered}$ | $\begin{gathered} \frac{10 \mathrm{~V}}{2^{n}} \\ 244 \mathrm{mV} \\ 122 \mathrm{mV} \\ 610 \mu \mathrm{~V} \end{gathered}$ | $\begin{gathered} \frac{5 V}{2^{n}} \\ 122 \mathrm{mV} \\ 610 \mu \mathrm{~V} \\ 305 \mu \mathrm{~V} \\ \hline \end{gathered}$ | $\begin{gathered} \frac{20 \mathrm{~V}}{2^{n}} \\ 488 \mathrm{mV} \\ 244 \mathrm{mV} \\ 122 \mathrm{mV} \end{gathered}$ |
| Transition Valu | +Full Scale Mıd Scale -Full Scale | $\begin{gathered} +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -10 \mathrm{~V} \cdot 1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +5 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -5 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +25 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -25 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ +5 \mathrm{~V} \\ 0 \end{gathered}+1 / 2 \mathrm{LSB}$ | $\begin{gathered} +5 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ +25 \mathrm{~V} \\ 0+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +20 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ \cdot 10 \mathrm{~V} \\ 0 \cdot 1 / 2 \mathrm{LSB} \end{gathered}$ |
| NOTES (1) COB = Complementary Offset Bınary <br> (2) Complementary Two's Complement-obtained by inverting the most significant bit, MSB (pin 1) <br> (3) CSB = Complementary Straight Binary <br> (4) Voltages given are the nominal value for transition to the code specified |  |  |  |  |  |  |  |

## DISCUSSION OF SPECIFICATIONS

The ADC76 is specified to meet critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are linearity, drift, gain and offset errors, and conversion speed effects on accuracy. This ADC is factory-trimmed and tested for all critical key specifications.

## GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory-trimmed to typically $\pm 0.1 \%$ of FSR ( $\pm 0.05 \%$ for unipolar offset) at $25^{\circ} \mathrm{C}$. These errors may be trimmed to zero by connecting external trim potentiometers as shown in Figures 10 and 11 .

## POWER SUPPLY SENSITIVITY

Changes in the DC power supply voltages will affect accuracy. The ADC76 power supply sensitivity is specified at $\pm 0.003 \%$ of $\mathrm{FSR} / \% \mathrm{~V}_{\mathrm{s}}$ for the $\pm 15 \mathrm{~V}$ supplies and $\pm 0.0015 \%$ of $F S R / \% \mathrm{~V}_{\mathrm{S}}$ for the +5 V supply. Normally, regulated power supplies with $1 \%$ or less ripple are recommended for use with this ADC. See Layout Precautions, Power Supply Decoupling, and Figure 7.

## LINEARITY ERROR

Linearity error is not adjustable and is the most meaningful indicator of A/D converter accuracy. Linearity is the deviation of an actual bit transition from the ideal transition value at any level over the range of the $A / D$ converter.

## DIFFERENTIAL LINEARITY ERROR

Differential linearity describes the step size between transition values. A differential linearity error of $\pm 0.003 \%$ of FSR indicates that the size of any step may not vary from the ideal step size by more than $0.003 \%$ of Full Scale Range.

## ACCURACY VERSUS SPEED

In successive approximation $A / D$ converters, the conversion speed affects linearity and differential linearity errors. Conversion speed and its effect on linearity and differential linearity errors for the ADC76 are shown in Figure 6.


FIGURE 6. Linearity and Differential Linearity Versus Conversion Time.

## LAYOUT AND OPERATING INSTRUCTIONS

## LAYOUT PRECAUTIONS

Analog and digital common are not connected internally in the ADC76, but should be connected together as close to the unit as possible, preferably to a large plane under the ADC. If these grounds must be run separately, use wide conductor pattern and a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout. The comparator input (pin 27) is extremely sensitive to noise. Any connection to this point should be as short as possible and shielded by Analog Common or $\pm 15 \mathrm{VDC}$ supply patterns.

## POWER SUPPLY DECOUPLING

The power supplies should be bypassed with tantalum or electrolytic capacitors as shown in Figure 7 to obtain noise free operation. These capacitors should be located close to the ADC.


FIGURE 7. Recommended Power Supply Decoupling.

## INPUT SCALING

The analog input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the $A / D$ converter. Connect the input signal as shown in Table II. See Figure 8 for circuit details.

TABI.E II ADC76 Input Scaling Connections

| Input <br> Signal <br> Range | Output <br> Code | Connect <br> Pin 26 <br> To Pin | Connect <br> Pin 24 <br> To | Connect <br> Input <br> Signal <br> To Pin |
| :---: | :---: | :---: | :---: | :---: |
| $\cdot 10 \mathrm{~V}$ | COB or CTC• | 27 | Input Sig | 24 |
| $\cdot 5 \mathrm{~V}$ | COB or CTC• | 27 | Open | 25 |
| -25 V | COB or CTC• | 27 | Pin 27 | 25 |
| 0 to $\cdot 5 \mathrm{~V}$ | CSB | 22 | Pin 27 | 25 |
| 0 to +10 V | CSB | 22 | Open | 25 |
| 0 to $\cdot 20 \mathrm{~V}$ | CSB | 22 | Input Sig | 24 |

- Obtained by inverting MSB pin 1


FIGURE 8. ADC76 Input Scaling Circuit.

## OUTPUT DRIVE

Normally all ADC76 logic outputs will drive two standard TTL loads; however, if long digital lines must be driven, external logic buffers are recommended.

## INPUT IMPEDANCE

The input signal to the ADC76 should be low impedance, such as the output of an op amp, to avoid any errors due to the relatively low input impedance of the ADC76.
If this impedance is not low, a buffer amplifier should be added between the input signal and the direct input to the ADC76 as shown in Figure 9.


FIGURE 9. Source Impedance Buffering.

## OPTIONAL.EXTERNAL GAIN AND OFFSET ADJUSTMENTS

Gain and Offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC as shown in Figures 10 and 11. Multiturn potentiometers with $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or better TCRs are recommended for minimum drift over temperature and time. These pots may be any value from $10 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$. All resistors should be $20 \%$ carbon or better. Pin 29 (Gain Adjust) and pin 27 (Offset Adjust) may be left open if no external adjustment is required; however, pin 29 should always be bypassed with $0.01 \mu \mathrm{~F}$ to Analog Common.


FIGURE 10. Two Methods of Connecting Optional Offset Adjust.


FIGURE 11. Connecting Optional Gain Adjust.

## ADJUSTMENT PROCEDURE

Offset-Connect the Offset potentiometer (make sure $\mathrm{R}_{1}$ is as close to pin 27 as possible) as shown in Figure 10.

Sweep the input through the end point transition voltage that should cause an output transition to all bits off ( $\mathrm{E}_{\mathrm{IN}}^{\mathrm{OFF}}$ ), Figure 1.
Adjust the Offset potentiometer Until the actual end point transition voltage occurs at ( $\mathrm{E}_{\mathrm{IN}}^{\mathrm{OFF}}$ ). The ideal transition voltage values of the input are given in Table I.
Gain-Connect the Gain adjust potentiometer as shown in Figure 11. Sweep the input through the end point transition voltage that should cause an output transition to all bits on ( $\mathrm{E}_{\mathrm{IN}}^{\mathrm{ON}}$ ). Adjust the Gain potentiometer until the actual end point transition voltage occurs at ( $\mathrm{E}_{\mathrm{IN}}^{\mathrm{ON}}$ ).
Table I details the transition voltage levels required.

## CONVERT COMMAND CONSIDERATIONS

Convert command resets the converter whenever taken high. This insures a valid conversion on the first converssion after power-up.
Convert command must stay low during a conversion unless it is desired to reset the converter during a conversion.

## OPTIONAL CONVERSION TIME ADJUSTMENT

The ADC76 may be operated with faster conversion tumes for resolutions less than 14 bits by connecting the Short Cycle (pin 32) as shown in Table III. Typical conversion times for the resolution and connections are indicated.

TABLE III. Short Cycle Connections for 12- to 16-Bit Resolutions.

| Resolutıon (Bits) | 16 | 15 | 14 | 13 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Connect Pın 32 to | Open | Pın 16 | $P$ in 15 | $P$ in 14 | $P$ in 13 |
| Typıcal Conversıon Tıme | $17 \mu \mathrm{~s}$ | $16 \mu \mathrm{~s}$ | $15 \mu \mathrm{~s}$ | $13 \mu \mathrm{~s}$ | $12 \mu \mathrm{~s}$ |

Clock Rate Control may be connected to an external multiturn trim potentiometer with a TCR of $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less as shown in Figure 12. The typical conversion time versus the Clock Rate Control voltage is shown in Figure 13. The effect of varying the conversion time and the resolution on Linearity Error and Differential Linearity Error is shown in Figure 6.


FIGURE 12. Clock Rate Control, Optional Fine Adjust.


FIGURE 13. Conversion Time vs Clock Rate Control Voltage.

# General Purpose ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- INDUSTRY-STANDARD 12-BIT ADC
- LOW COST
- $\pm 0.012 \%$ LINEARITY
- $25 \mu \mathrm{~S}$ MAX CONVERSION TIME
- $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ OPERATION
- NO MISSING CODES $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- HERMETIC 32-PIN PACKAGE
- PARALLEL AND SERIAL OUTPUTS
- 595mW MAX DISSIPATION


## DESCRIPTION

The ADC80 is a 12-bit successive-approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die custom designed for freedom from latch-up and optimum AC performance. It is complete with a comparator, a monolithic 12 -bit DAC which includes a 6.3 V reference laser-trimmed for minimum temperature coefficient, and a CMOS logic chip containing the successive approximation register (SAR), clock, and all other associated logic functions.
Internal scaling resistors are provided for the selection of analog input signal ranges of $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$, 0 to +5 V , or 0 to +10 V . Gain and offset errors may be externally trimmed to zero, enabling initial endpoint accuracies of better than $\pm 0.12 \%$ ( $\pm 1 / 2$ LSB).
The maximum conversion time of $25 \mu \mathrm{~s}$ makes the ADC80 ideal for a wide range of 12 -bit applications requiring system throughput sampling rates up to 40 kHz . In addition, the ADC80 may be short-cycled
for faster conversion speed with reduced resolution, and an external clock may be used to synchronize the converter to the system clock or to obtain higherspeed operation.
Data is available in parallel and serial form with corresponding clock and status signals. All digital input and output signals are TTL/LSTTL-compatible, with internal pull-up resistors included on all digital inputs to eliminate the need for external pullup resistors on digital inputs not requiring connection. The ADC80 operates equally well with either $\pm 15 \mathrm{~V}$ or $\pm 12 \mathrm{~V}$ analog power supplies, and also requires use of $\mathrm{a}+5 \mathrm{~V}$ logic power supply. However, unlike many ADC80-type products, a +5 V analog power supply is not required. It is packaged in a hermetic 32-pin side-brazed ceramic dual-in-line package.


## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{C C}=12 \mathrm{~V}$ or $15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}$ unless otherwise specified

| MODEL | ADC80AG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| RESOLUTION <br> ADC80AG-12, ADC80-AGZ-12 ${ }^{11}$ ADC80AG-10 |  |  | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ | $\begin{aligned} & \text { Bits } \\ & \text { Bits } \end{aligned}$ |
| INPUT |  |  |  |  |
| ANALOG $\begin{aligned} & \text { Voltage Ranges Unıpolar } \\ & \text { Bıpolar } \\ & \text { Impedance } 0 \text { to }+5 \mathrm{~V}, \pm 25 \mathrm{~V} \\ & 0 \text { to }+10 \mathrm{~V},+5 \mathrm{~V} \\ & \pm 10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 245 \\ 49 \\ 98 \end{gathered}$ | $\begin{gathered} 0 \text { to }+5,0 \text { to }+10 \\ +25,+5+10 \\ 25 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 255 \\ 51 \\ 102 \end{gathered}$ | V <br> V <br> $k \Omega$ <br> $k \Omega$ <br> $k \Omega$ |
| DIGITAL <br> Logic Characteristics (Over specification temperature range) <br> $V_{\text {IH }}$ (Logic "1") <br> $V_{\text {IL }}$ (Logic "0") <br> $I_{I H}\left(V_{I N}-+27 V\right)$ <br> $\mathrm{I}_{\mathrm{LL}}\left(\mathrm{V}_{\text {IN }}=+04 \mathrm{~V}\right)$ <br> Convert Command Pulse Width ${ }^{(21}$ | $\begin{gathered} 20 \\ -03 \\ 100 \end{gathered}$ |  | $\begin{gathered} 55 \\ +08 \\ 150 \\ 500 \\ 2000 \end{gathered}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> ns |
| TRANSFER CHARACTERISTICS |  |  |  |  |
| ACCURACY <br> Gain Error ${ }^{13 \prime}$ <br> Offset Error ${ }^{(3)}$ Unipolar <br> Bipolar <br> Linearity Error ADC80AG-12, ADC80AGZ-12 <br> ADC80AG-10 <br> Differential Linearity Error <br> Inherent Quantization Error |  | $\begin{gathered} \pm 01 \\ \pm 005 \\ \pm 01 \\ \\ \pm 1 / 2 \\ \pm 1 / 2 \end{gathered}$ | $\begin{gathered} \pm 03 \\ \pm 02 \\ \pm 03 \\ \pm 0012 \\ \pm 0048 \\ \pm 3 / 4 \end{gathered}$ | $\%$ of FSR ${ }^{(4)}$ <br> $\%$ of FSR <br> $\%$ of FSR <br> $\%$ of FSR <br> $\%$ of FSR <br> LSB <br> LSB |
| POWER SUPPLY SENSITIVITY $\begin{aligned} & 114 \mathrm{~V} \leq \pm \mathrm{V}_{\mathrm{Cc}} \leq 165 \mathrm{~V} \\ & +45 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq+55 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \pm 0003 \\ & \pm 0002 \end{aligned}$ | $\begin{aligned} & \pm 0009 \\ & \pm 0005 \\ & \hline \end{aligned}$ | $\%$ of FSR/\%VCc $\%$ of FSR/ $/ \% V_{D D}$ |
| DRIFT <br> Total Accuracy, Bipolar ${ }^{(5)}$ <br> Gaın <br> Offset Unipolar <br> Bipolar <br> Linearity Error Drift <br> Differential Linearity over Temperature Range <br> No Missing Code Temperature Range <br> Monotonicity Over Temperature Range | -25 | $\begin{gathered} \pm 10 \\ \pm 15 \\ \pm 3 \\ \pm 7 \\ \pm 1 \end{gathered}$ <br> Guaranteed | $\begin{gathered} \pm 23 \\ \pm 30 \\ \pm 15 \\ \pm 3 \\ \pm 3 / 4 \\ +85 \end{gathered}$ | $\begin{gathered} \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\ \mathrm{LSB} \\ { }^{\circ} \mathrm{C} \end{gathered}$ |
| CONVERSION TIME ${ }^{(6)}$ <br> ADC80AG-12, ADC80AGZ-12 <br> ADC80AG-10 | $\begin{aligned} & 15 \\ & 13 \end{aligned}$ | $\begin{aligned} & 22 \\ & 20 \end{aligned}$ | $\begin{aligned} & 25 \\ & 22 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| OUTPUT |  |  |  |  |
| DIGITAL (Bits 1-12, Clock Out, Status, Serial Out) <br> Output Codes ${ }^{(7)}$ <br> Parallel Unipolar <br> Bipolar <br> Serial (NRZ) ${ }^{(8)}$ <br> Logic Levels Logic 0 ( $I_{\text {sink }} \leq 32 \mathrm{~mA}$ ) <br> Logic 1 (Isource $\leq 80 \mu \mathrm{~A}$ ) <br> Internal Clock Frequency | +24 | CSB COB, CTC CSB, COB 545 | $+04$ | $\begin{gathered} V \\ V \\ \mathrm{kHz} \end{gathered}$ |
| INTERNAL' REFERENCE VOLTAGE <br> Voltage <br> Source Current Available for External Loads ${ }^{(9)}$ <br> Temperature Coefficient | $\begin{gathered} +62 \\ 200 \end{gathered}$ | $\begin{aligned} & +63 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & +64 \\ & \pm 30 \end{aligned}$ | $\begin{gathered} v \\ \mu \mathrm{~A} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS (For all models) <br> Voltage $\pm \mathrm{V}_{\mathrm{cc}}$ <br> VDD <br> Current +icc <br> -Icc <br> loo <br> Power Dissipation ( $\pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ ) <br> Thermal Resistance, $\theta_{J A}$ | $\begin{gathered} \pm 114 \\ +45 \end{gathered}$ | $\begin{gathered} \pm 15 \\ +50 \\ 5 \\ 21 \\ 11 \\ 450 \\ 50 \end{gathered}$ | $\begin{gathered} \pm 165 \\ +55 \\ 85 \\ 26 \\ 15 \\ 595 \end{gathered}$ | v <br> V <br> mA <br> mA <br> mA <br> mW <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| TEMPERATURE RANGE (Ambient) <br> Specification <br> Operatıng (derated specs) <br> Storage | $\begin{aligned} & -25 \\ & -55 \\ & -65 \end{aligned}$ |  | $\begin{array}{r} +85 \\ +125 \\ +150 \end{array}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES (1) ADC80AGZ-12 is not recommended for new designs Standard ADC80AG-12 now meets the extended power supply range of the ADC80AGZ-12 (2) Accurate conversion will be obtained with any convert command pulse width of greater than 100 ns , however, it must be limited to $2 \mu \mathrm{~s}$ (max) to assure the specified conversion time (3) Gain and offset errors are adjustable to zero See "Optional External Gain and Offset Adjustment" section (4) FSR means Full-Scale Range and is 20 V for $\pm 10 \mathrm{~V}$ range, 10 V for $\pm 5 \mathrm{~V}$ and 0 to +10 V ranges, etc (5) Includes drift due to linearity, gain, and offset drifts (6) Conversion time is specified using internal clock For operation with an external clock see "Clock Options" section This converter may also be short-cycled to less than 12-bit resolution for shorter conversion tıme, see "Short Cycle Feature" section (7) CSB means Complementary Straight Binary, COB means Complementary Offset Bınary, and CTC means Complementary Two's Complement coding See Table I for additional information (8) NRZ means Non-Return-to-Zero coding (9) External loadıng must be constant during conversion, and must not exceed $200 \mu \mathrm{~A}$ for guaranteed specification

## CONNECTION DIAGRAM

|  |  | TOP VIEW |  |
| :---: | :---: | :---: | :---: |
| Pin 1 - Bit $6 \quad$ Pin $32-$ Bit 7 |  |  |  |
| Pin $2-B i t 5$ | Pin $31-\mathrm{Bit} 8$ |  | $\square$ |
| Pin 3 - Bit 4 | Pin $30-\mathrm{Bit} 9$ | (1) | $\square 32$ |
| Pin 4 - Bit 3 | Pin 29 - Bit 10 (LSB-10 Bits) | (2) |  |
| Pin 5 - Bit 2 | Pin 28 - Bit 11 |  | LT $\leqslant \pm$ |
| Pin 6 - Bit 1(MSB) | Pin 27 - Bit 12 (LSB-12 Bits) | (3) |  |
| Pin 7 - N/C * | Pin 26 - Serial Out |  |  |
| Pin 8 - Bit 9 (MSB) | Pin $25-V_{\text {cc }}$ | $45$ | - |
| Pin $9-+5 \mathrm{~V}$ Digital Supply | Pin 24 - Ref Out (+6 3V) | (5) | $\rightarrow$ - |
| Pin 10 - Digital Common | Pin 23 - Clock Out | (6) | 127 |
| Pin 11 - Comparator In | Pin 22 - Status |  | R, Y- |
| Pin 12-Bipolar Offset | Pin 21 - Short Cycle | $7$ | 水近 26 |
| Pin 13-R1 10V Range | Pin $20-$ Clock Inhibit |  |  |
| Pin 14 - R2 20V Range | Pin 19 - External Clock | 0 |  |
| Pin 15 - Analog Common | Pin 18 - Convert Command | (10) | cessive $\qquad$ <br> ster (SAR) |
| Pin 16 - Gain Adjust | $P_{\text {In }} 17-+V_{c c}$ |  |  |
| * +5 V applied to pin 7 has no effect on circuit |  | (14) | $\xrightarrow{R_{2}} w^{5 k \Omega}$ |
|  |  |  |  |

## MECHANICAL



## ABSOLUTE MAXIMUM RATINGS



## ORDERING INFORMATION

| Model | Resolution <br> (bits) |
| :--- | :---: |
| ADC80AG-10 | 10 |
| ADC80AG-12 | 12 |
| ADC80AG-12Q ${ }^{(1)}$ | 12 |
| ADC80AGZ-12 | 12 |

NOTES (1) Q suffix indicates Environmental Screening, see Table IV for details (2) ADC80AGZ-12 is not recommended for new designs Standard ADC80AG-12 now meets the extended power supply range of the ADC80AGZ-12

## TYPICAL PERFORMANCE CURVES



## DISCUSSION OF SPECIFICATIONS

## LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Under this definition of linearity (sometimes referred to as integral linearity), ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale, providing a signficantly better definition of converter accuracy than the best-straight-line-fit definition of linearity employed by some manufacturers.

The zero or minus full-scale value is located at an analog input value $1 / 2 \mathrm{LSB}$ before the first code transition $\left(\mathrm{FFF}_{\mathrm{H}}\right.$ to $\left.\mathrm{FFE}_{\mathrm{H}}\right)$. The plus full-scale value is located at an analog value 3/2LSB beyond the last code transition $\left(001_{\mathrm{H}}\right.$ to $\left.000_{\mathrm{H}}\right)$. See Figure 1 which illustrates these relationships. A linearity specification which guarantees $\pm 1 / 2$ LSB maximum linearity error assures the user that no code transition will differ from the ideal transition value by more than $\pm 1 / 2$ LSB.
Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of $20 \mathrm{~V}( \pm 10 \mathrm{~V}$ operation), the minus full-scale value of -10 V is 2.44 mV below the first code transition $\left(\mathrm{FFF}_{\mathrm{H}}\right.$ to $\mathrm{FFE}_{\mathrm{H}}$ at -9.99756 V ) and the plus full-scale value of +10 V is 7.32 mV above the last code transition $\left(001_{\mathrm{H}}\right.$ to $000_{\mathrm{H}}$ at


FIGURE 1. ADC80 Transfer Characteristic Terminology.
$+9.99268 \mathrm{~V})$. Ideal transitions occur 1LSB ( 4.88 mV ) apart, and the $\pm 1 / 2$ LSB linearity specification guarantees that no actual transition will vary from the ideal by more than 2.44 mV . The LSB weights, transition values, and code definitions for each possible ADC80 analog input signal range are described in Table I.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

| Binary Output | Input Voltage Range and LSB Values |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Input Voltage Range | Defined As | $\pm 10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 25 \mathrm{~V}$ | 0 to +10 V | 0 to +5 V |
| Code Designation |  | COB* or CTC** | COB or CTC | COB or CTC | CSB*** | CSB |
| One Least Significant Bit (LSB) | $\begin{aligned} & \text { FSR } / 2^{n} \\ & n=8 \\ & n=10 \\ & n=12 \end{aligned}$ | $20 \mathrm{~V} / 2^{\mathrm{n}}$ <br> 7813 mV <br> 1953 mV <br> 488 mV | $10 \mathrm{~V} / 2^{n}$ <br> 3906 mV <br> 977 mV <br> 244 mV | $\begin{gathered} 5 \mathrm{~V} / 2^{\mathrm{n}} \\ 1953 \mathrm{mV} \\ 488 \mathrm{mV} \\ 122 \mathrm{mV} \end{gathered}$ | $10 \mathrm{~V} / 2^{n}$ <br> 3906 mV <br> 977 mV <br> $244 m V$ | $\begin{array}{r} 5 \mathrm{~V} / 2^{n} \\ 1953 \mathrm{mV} \\ 488 \mathrm{mV} \\ 122 \mathrm{mV} \end{array}$ |
| Transition Values <br> MSB LSB $001_{\mathrm{H}}$ to $000_{\mathrm{H}}$ $800_{H}$ to $7 \mathrm{FF}_{\mathrm{H}}$ $\mathrm{FFF}_{\mathrm{H}}$ to $\mathrm{FFE}_{\mathrm{H}}$ | +Full Scale <br> Mid Scale <br> -Full Scale | $\begin{gathered} +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ --10 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +5 V-3 / 2 L S B \\ 0 \\ -5 V+1 / 2 L S B \end{gathered}$ | $\begin{gathered} +25 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -25 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ +5 \mathrm{~V} \\ 0+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +5 \mathrm{~V}-3 / 2 L S B \\ +25 \mathrm{~V} \\ 0+1 / 2 L S B \end{gathered}$ |
| *COB = Complementary Offset Bınary <br> ". CSB = Complementary Straıght Bınary |  | *'CTC = Complementary Two's Complement-obtained by using the complement of the most significant bit ( $\overline{\mathrm{MSB}}$ ) $\overline{\mathrm{MSB}}$ is available on pin 8 |  |  |  |  |

## CODE WIDTH (QUANTUM)

Code width (or quantum) is defined as the range of analog input values for which a given output code will occur. The ideal code width is ILSB, which for 12-bit operation with a 20 V span is equal to 4.88 mV . Refer to Table I for LSB values for other ADC80 input ranges.

## DIFFERENTIAL LINEARITY ERROR AND NO MISSING CODES

Differential linearity error is the difference between an ideal 1LSB code width (quantum) and the actual code width. A specification which guarantees no missing codes requires that every code combination appear in a monotonically increasing sequence as the analog input is increased throughout the range, requiring that every input quantum must have a finite width. If an input quantum has a value of zero (a differential linearity error of -1LSB), a missing code will occur but the converter may still be monotonic. Thus, no missing codes represent a more stringent definition of performance than does monotonicity. ADC80 is guaranteed to have no missing codes to 12-bit resolution over its full specification temperature range.

## QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of $\pm 1 / 2$ LSB. This error is a fundamental property of the quantization process and cannot be eliminated.

## UNIPOLAR OFFSET ERROR

An ADC80 connected for unipolar operation has an analog input range of 0 V to plus full scale. The first output code transition should occur at an analog input value $1 / 2 \mathrm{LSB}$ above 0 V . Unipolar offset error is defined as the deviation of the actual transition value from the ideal value, and is applicable only to converters operating in the unipolar mode.

## BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset at the first transition value above the minus full-scale value. The ADC80 follows this convention. Thus, bipolar offset error for the ADC80 is defined as the deviation of the actual transition value from the ideal transition value located $1 / 2$ LSB above minus full scale.

## GAIN ERROR

The last output code transition $\left(001_{\mathrm{H}}\right.$ to $\left.000_{\mathrm{H}}\right)$ occurs for an analog input value $3 / 2$ LSB below the nominal plus full-scale value. Gain error is the deviation of the actual analog value at the last transition point from the ideal value.

## ACCURACY DRIFT VS TEMPERATURE

The temperature coefficients for gain, unipolar offset, and bipolar offset specify the maximum change from the actual $25^{\circ} \mathrm{C}$ value to the value at the extremes of the

Specification temperature range. The temperature coefficient applies independently to the two halves of the temperature range above and below $+25^{\circ} \mathrm{C}$.

## POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC80 assume the application of the rated power supply voltages of +5 V and $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$. The major effect of power supply voltage deviations from the rated values will be a small change in the plus full-scale value. This change, of course, results in a proportional change in all code transition values (i.e., a gain error). The specification describes the maximum change in the plus full-scale value from the initial value for independent changes in each power supply voltage.

## TIMING CONSIDERATIONS

Timing relationships of the ADC80 are shown in Figure 2. It should be noted that although the convert command pulse width must be between 100 ns and $2 \mu$ s to obtain the specified conversion time with internal clock, the ADC80 will accept longer convert commands with no loss of accuracy, assuming that the analog input signal is stable.


FIGURE 2. ADC80 Timing Diagram (nominal values at $+25^{\circ} \mathrm{C}$ with internal clock).

In this situation, the actual indicated conversion time (during which status is high) for 12-bit operation will be equal to approximately $1 \mu \mathrm{~s}$ less than the sum of the factory-set conversion time and the length of the convert command. The code returned by the converter at the end of the conversion will accurately represent the analog input to the converter at the time the status returns to the
low state. In addition, although the initial state of the converter will be indeterminate when power is first applied, it is designed to time-out and be ready to accept a convert command within approximately $25 \mu \mathrm{~s}$ after power-up, provided that either an external clock source is present or the internal clock is not inhibited.
During conversion, the decision as to the proper state of any bit (bit "n") is made on the rising edge of clock pulse " $n+1$ ". Thus, a complete conversion requires 13 clock pulses with the status output dropping from logic "l" to logic " 0 " shortly after the rising edge of the 13 th clock pulse, and with valid output data ready to be read at that time. A new conversion may not be initiated until 50 ns after the fall of the last clock pulse (pulse 13 for 12 -bit operation).
Additional convert commands applied during conversion will be ignored.

## DEFINITION OF DIGITAL CODES

## Parallel Data

Three binary codes are available on the ADC80 parallel output; all three are complementary codes, meaning that logic " 0 " is true. The available codes are complementary straight binary (CSB) for unipolar input signal ranges, and complementary offset binary (COB) and complementary two's complement (CTC) for bipolar input signal ranges. CTC coding is obtained by complementing bit 1 (the MSB) of the COB code; the complement of bit 1 is available on pin 8.

## Serial Data

Two (complementary) straight binary codes are available on the serial output of the ADC80; as in the parallel case, they are CSB and COB. The serial data is available only during conversion and appears with the most significant bit (MSB) occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values of Table I also apply to the serial data output, except that the CTC code is not available. All clock pulses available from the ADC80 have equal pulse widths to facilitate transfer of the serial data into external logic devices without external shaping.

## LAYOUT AND OPERATING INSTRUCTIONS

## layout precautions

Analog and digital commons are not connected together internally in the ADC80, but should be connected together as close to the unit as possible, preferably to an analog common ground plane beneath the converter. If these common lines must be run separately, use wide conductor pattern and a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog input lines and digital lines should be minimized by careful layout. For instance, if the lines
must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common. If external gain and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC80 as possible.

## POWER SUPPLY DECOUPLING

The power supplies should be bypassed with $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum bypass capacitors located close to the converter to obtain noise-free operation: Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

## ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC80 will be driving into a nominal DC input impedance of $2.5 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$ depending upon the range selected. However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-settling operational ampitfier. Transients in A/D input current are caused by the changes in output current of the internal $D / A$ converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

## INPUT SCALING

The ADC80 offers five standard input ranges: 0 V to $+5 \mathrm{~V}, 0 \mathrm{~V}$ to $+10 \mathrm{~V}, \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$. The input range should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the converter. Select the appropriate input range as indicated by Table II. The input circuit architecture is illustrated in Figure 3. External padding resistors can be added to modify the factory-set input ranges (such as addition of a small external input resistor to change the 10 V range to a 10.24 V range). Alternatively, the gain range of the converter may easily be increased a small amount by use of a low temperature coefficient potentiometer in series with the analog input signal or by decreasing the value of the gain adjust series resistor in Figure 5.

TABLE II. ADC80 Input Scaling Connections.

| Input <br> Signal <br> Range | Output <br> Code | Connect <br> Pin 12 <br> To Pin | Connect <br> Pin 14 <br> To | Connect <br> Input <br> Signal <br> To |
| :--- | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | COB or CTC | 11 | Input Signal | 14 |
| $\pm 5 \mathrm{~V}$ | COB or CTC | 11 | Open | 13 |
| $\pm 25 \mathrm{~V}$ | COB or CTC | 11 | Pin 11 | 13 |
| 0 to +5 V | CSB | 15 | Pin 11 | 13 |
| 0 to +10 V | CSB | 15 | Open | 13 |



FIGURE 3. ADC80 Input Scaling Circuit.

## CALIBRATION

## Optional External Gain And Offset Adjustments

Gain and offset errors may be trimmed to zero using external offset and gain trim potentiometers connected to the ADC80 as shown in Figures 4 and 5 for both unipolar and bipolar operation. Multiturn potentiometers with $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or better TCR are recommended for minimum drift over temperature and time. These pots may be of any value between $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$. All fixed resistors should be $20 \%$ carbon or better. Although not necessary in some applications, pin 16 (Gain Adjust) should be preferably bypassed with a $0.01 \mu \mathrm{~F}$ nonpolarized capacitor to analog common to minimize noise pickup at this high impedance point, even if no external adjustment is required.


FIGURE 4. Two Methods of Connecting Optional Offset Adjust.


FIGURE 5. Two Methods of Connecting Optional Gain Adjust.

## Adjustment Procedure

OFFSET-Connect the offset potentiometer as shown in Figure 4. Set the input voltage to the nominal zero or minus full-scale voltage plus $1 / 2 \mathrm{LSB}$. For example, referring to Table I, this value is $-10 \mathrm{~V} \cdot+2.44 \mathrm{mV}$ or -9.99756 V for the -10 V to +10 V range.
With the input voltage set as above, adjust the offset potentiometer until an output code is obtained which is alternating between $\mathrm{FFE}_{\mathrm{H}}$ and $\mathrm{FFF}_{\mathrm{H}}$ with approximately
$50 \%$ occurrence of each of the two codes. In other words, the potentiometer is adjusted until bit 12 (the LSB) indicates a true (logic " 0 ") condition approximately half the time.
GAIN-Connect the gain adjust potentiometer as shown in Figure 5. Set the input voltage to the nominal plus full-scale value minus $3 / 2$ LSB. Once again referring to Table I, this value is $+10 \mathrm{~V}-7.32 \mathrm{mV}$ or +9.99268 V for the -10 V to +10 V range. Adjust the gain potentiomter until the output code is alternating between $000_{\mathrm{H}}$ and $001_{\mathrm{H}}$ with an approximate $50 \%$ duty cycle. As in the case of offset adjustment, this procedure sets the converter end-point transitions to a precisely known value.

## CLOCK OPTIONS

The ADC80 is extremely versatile in that it can be operated in several different modes with either internal or external clock. Most of these options can be implemented with inexpensive TTL logic as shown in Figures 6 through 9 . When operating with an external clock, the conversion time may be as short as $15 \mu \mathrm{~s}(800 \mathrm{kHz}$ external clock frequency) with assured performance within specified limits. When operating with the internal clock, pin 19 (external clock input) and pin 20 (clock inhibit) may be left unconnected. No external pull-ups are required due to the inclusion of pull-up resistors in the ADC80. Pin 20 (clock inhibit) must be grounded for use with an external clock, which is applied to pin 19.

## SHORT-CYCLE FEATURE

A short-cycle input (pin 21) permits the conversion to be terminated after any number of desired bits has been converted, allowing shorter conversion times in applications not requiring full 12 -bit resolution. In these situations, the short-cycle pin should be connected to the bit output pin of the next bit after the desired resolution. For example, when 10 -bit resoltion is desired, pin 21 is connected to pin 28 (bit 11). In this example, the conversion cycle terminates and status is reset after the bit 10 decision. Short-cycle pin connections and associated maximum $12-, 10-$, and 8 -bit conversion times (with internal clock) are shown in Table III. Also shown are recommended minimum conversion times (external clock) for these conversion lengths to obtain the stated accuracies. The ADC80 is not factory-tested for these external clock conversion speeds and the product is not guaranteed to achieve the stated accuracies under these operating conditions; the recommended values are offered as an aid to the user.
TABLE III. Short-Cycle Connections and Conversion Times for 8 -, 10 -, and 12-Bit ResolutionsADC80.

| Resolution (Bits) | 12 | 10 | 8 |
| :--- | :---: | :---: | :---: |
| Connect pın 21 to | Pin 9 or NC | Pin 28 | Pin 30 |
| Maxımum Conversion Tıme <br> Internal Clock $(\mu \mathrm{s})$ | 25 | 22 | 18 |
| Mınımum Conversıon Tıme ${ }^{(11}$ <br> External Clock ( $\mu \mathrm{s}$ ) | 15 | 13 | 10 |
| Maxımum Lınearity Error <br> At $+25^{\circ} \mathrm{C}$ (\% of FSR) | 0012 | 0048 | 020 |

NOTE (1) Conversion time to maintain $\pm 1 / 2$ LSB linearity error


FIGURE 6. Internal Clock-Normal Operating Mode. (Conversion initiated by the rising edge of the convert command. The internal clock runs only during conversion.)


FIGURE 8. Continuous Conversion with External Clock. (Conversion is initiated by 14th clock pulse. Clock runs continuously.)


FIGURE 7. Continuous External Clock. (Conversion initiated by rising edge of convert command. The convert command must be synchronized with clock.)


FIGURE 9. Continuous Conversion with 600 ns between Conversions. (Circuit insures that conversion will start when power is applied.)

TABLE IV. Screening Flow for ADC80AG-12Q.

| Screen | MIL-STD-883 Method, Condition | Screening Level |
| :---: | :---: | :---: |
| Internal Visual | $\begin{aligned} & \text { Burr-Brown } \\ & \text { QC4118 } \end{aligned}$ |  |
| High Temperature Storage (Stabilization Bake) | 1008, C | 24 hour. $+150^{\circ} \mathrm{C}$ |
| Temperature Cycling | 1010. C | $\begin{gathered} 10 \text { cycles, }-65^{\circ} \mathrm{C} \\ \text { to }+150^{\circ} \mathrm{C} \end{gathered}$ |
| Constant Acceleration | 2001. A | 5000 G |
| Electrical Test | Burr-Brown test procedure |  |
| Burn-in | 1015, B | 160 hour, $+125^{\circ} \mathrm{C}$. steady-state |
| Hermeticity Fine Leak Gross Leak | $\begin{aligned} & \text { 1014. A1 or A2 } \\ & \text { 1014. C } \end{aligned}$ | $\begin{aligned} & 5 \times 10^{-7} \mathrm{~atm} \mathrm{cc} / \mathrm{s} \\ & \text { bubble test only, } \\ & \text { preconditioning omitted } \end{aligned}$ |
| Final Electrical | Burr-Brown test procedure |  |
| Final Drift | Burr-Brown test procedure |  |
| External Visual | $\begin{gathered} \text { Burr-Brown } \\ \text { QC5150 } \\ \hline \end{gathered}$ |  |

## ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device-it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown Q models are environmentally screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table IV is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient way of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.


AVAILABLE IN DIE FORM

## *Not Recommended for New Designs. Use ADC80AG.

# General Purpose ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- PIN-COMPATIBLE WITH INDUSTRY STANDARD ADC8O
- <600mW POWER DISSIPATION
- $15 \mu$ sec CONVERSION TIME WITH EXTERNAL CLOCK
- $25 \mu$ SEC MAXIMUM CONVERSION TIME
- $\pm 0.012 \%$ INTEGRAL LINEARITY
- 12-BIT RESOLUTION
- FULLY SPECIFIED FOR OPERATION ON $\pm 12 V$ OR $\pm 15 \mathrm{~V}$ SUPPLIES
- NO MISSING CODES $-25^{\circ} \mathrm{C}$ TO $+85^{\circ} \mathrm{C}$
- PARALLEL AND SERIAL OUTPUTS
- 32-PIN HERMETIC PACKAGE


## DESCRIPTION

The ADC 80 H is a 12 -bit successive-approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die custom designed for freedom from latch-up and optimum AC performance. It is complete with a comparator, a monolithic 12 -bit DAC which includes a 6.3 V reference laser-trimmed for minimum temperature coefficient, and a CMOS logic chip containing the successive approximation register (SAR), clock, and all other associated logic functions.
Internal scaling resistors are provided for the selection of analog input signal ranges of $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, $\pm 10 \mathrm{~V}, 0$ to +5 V , or 0 to +10 V . Gain and offset errors may be externally trimmed to zero, enabling initial end-point accuracies of better than $\pm 0.012 \%$ ( $\pm 1 / 2 \mathrm{LSB}$ ). Like the industry standard ADC80, the ADC 80 H is completely specified for $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operation.

The maximum conversion time of $25 \mu \mathrm{sec}$ makes the ADC80H ideal for a wide range of 12 -bit applica-
tions requiring system throughput sampling rates up to 40 kHz . In addition, the ADC80H may be shortcycled for faster conversion speed with reduced resolution, and an external clock may be used to synchronize the converter to the system clock or to obtain higher-speed operation.
Data is available in parallel and serial form with corresponding clock and status signals. All digital input and output signals are TTL/LSTTL-compatible, with internal pull-up resistors included on all digital inputs to eliminate the need for external pullup resistors on digital inputs not requiring connection. The ADC80H operates equally well with either $\pm 15 \mathrm{~V}$ or $\pm 12 \mathrm{~V}$ analog power supplies, and also requires use of a +5 V logic power supply. However, unlike other ADC80-type products, a +5 V analog power supply is not required. It is packaged in a hermetic 32 -pin side-brazed ceramic dual-in-line package.


International Airport Industrial Park - P.O. Box 11400 - Tucson. Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

## SPECIFICATIONS

## ELECTRICAL

$T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{C C}=12 \mathrm{~V}$ or $15 \mathrm{~V}, \mathrm{~V}_{D D}=+5 \mathrm{~V}$ unless otherwise specified

| MODEL | ADC80H-AH-12 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| RESOLUTION |  |  | 12 | Bits |
| INPUT |  |  |  |  |
| ANALOG <br> Voltage Ranges Unipolar Bipolar $\begin{gathered} \text { Impedance } \begin{array}{c} 0 \text { to }+5 \mathrm{~V}, \pm 25 \mathrm{~V} \\ \\ 0 \text { to }+10 \mathrm{~V},+5 \mathrm{~V} \\ \\ \pm 10 \mathrm{~V} \end{array} \end{gathered}$ |  | $\begin{gathered} 0 \text { to }+5,0 \text { to }+10 \\ \pm 25, \pm 5, \pm 10 \\ 23 \\ 46 \\ 92 \end{gathered}$ |  | $\begin{gathered} \mathrm{v} \\ \mathrm{v} \\ \mathrm{k} \Omega \\ \mathrm{k} \Omega \\ \mathrm{k} \Omega \end{gathered}$ |
| DIGITAL <br> Logic Characterıstics (Over specification temperature range) <br> $V_{\text {IH }}$ (Logic "1") <br> $V_{\text {IL }}$ (Logic " 0 ") <br> $\mathrm{I}_{\text {IH }}\left(\mathrm{V}_{\text {IN }}=+27 \mathrm{~V}\right)$ <br> $I_{1 L}\left(\mathrm{~V}_{\mathrm{IN}}=+0.4 \mathrm{~V}\right)$ <br> Convert Command Pulse Width ${ }^{\text {(1) }}$ | $\begin{gathered} 2.0 \\ -0.3 \\ 100 \end{gathered}$ |  | $\begin{gathered} 5.5 \\ +08 \\ -150 \\ 500 \\ 2000 \end{gathered}$ | $\begin{gathered} V \\ V \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mathrm{nsec} \end{gathered}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |
| ACCURACY <br> Gain Error ${ }^{(2)}$ <br> Offset Error ${ }^{(2)}$ : Unipolar Bipolar <br> Linearity Error <br> Differential Linearity Error Inherent Quantization Error |  | $\begin{gathered} \pm 01 \\ \pm 0.05 \\ \pm 0.1 \\ \\ 1 / 2 \end{gathered}$ | $\begin{gathered} \pm 0.3 \\ \pm 0.2 \\ \pm 0.3 \\ \pm 0.012 \\ \pm 3 / 4 \end{gathered}$ | $\begin{gathered} \text { \% of FSR }{ }^{(3)} \\ \% \text { of FSR } \\ \% \text { of FSR } \\ \% \text { of FSR } \\ \text { LSB } \\ \text { LSB } \end{gathered}$ |
| POWER SUPPLY SENSITIVITY $\begin{aligned} & +13.5 \mathrm{~V} \leq+V_{c c} \leq+16.5 \mathrm{~V} \text { or }+11.4 \mathrm{~V} \leq+V_{c c} \leq+12.6 \mathrm{~V} \\ & -16.5 \mathrm{~V} \leq-V_{c c} \leq-13.5 \mathrm{~V} \text { or }-12.6 \mathrm{~V} \leq-V_{c c} \leq-11.4 \mathrm{~V} \\ & +4.5 \mathrm{~V} \leq V_{D D} \leq+5.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \pm 0.003 \\ & \pm 0.003 \\ & \pm 0.002 \end{aligned}$ | $\begin{aligned} & \pm 0.009 \\ & \pm 0.009 \\ & \pm 0.005 \end{aligned}$ | $\%$ of FSR/\%V ${ }_{c c}$ $\%$ of FSR/\%Vcc $\%$ of FSR/ $\% V_{D D}$ |
| DRIFT <br> Total Accuracy, Bipolar ${ }^{(4)}$ <br> Gain <br> Offset: Unipolar <br> Bipolar <br> Linearity Error Drift <br> Differential Linearity over Temperature Range <br> No Missing Code Temperature Range <br> Monotonicity Over Temperature Range | -25 | $\begin{aligned} & \pm 10 \\ & \pm 15 \\ & \pm 3 \\ & \pm 7 \\ & \pm 1 \end{aligned}$ <br> Guaranteed | $\begin{gathered} \pm 23 \\ \pm 30 \\ \\ \pm 15 \\ \pm 3 \\ \pm 3 / 4 \\ +85 \end{gathered}$ | $\begin{gathered} \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\ \mathrm{LSB} \\ { }^{\circ} \mathrm{C} \end{gathered}$ |
| CONVERSION TIME ${ }^{(3)}$ | 15 | 22 | 25 | $\mu \mathrm{sec}$ |
| OUTPUT |  |  |  |  |
| ```DIGITAL(Bits 1-12, Clock Out, Status, Serial Out) Output Codes }\mp@subsup{}{}{(6) Parallel. Unipolar Bipolar Serial (NRZ)}\mp@subsup{}{}{(7) Logic Levels' Logic 0(1smn}\leq3.2\textrm{mA} Logic 1(Isource}\leq80\muA Internal Clock Frequency``` | +2.4V | CSB COB, СTC CSB, COB $545$ | +0.4 | $\begin{gathered} V \\ \mathrm{~V} \\ \mathrm{kHz} \end{gathered}$ |
| INTERNAL REFERENCE VOLTAGE <br> Voltage <br> Source Current Available for External Loads ${ }^{(8)}$ <br> Temperature Coefficient | $\begin{gathered} +62 \\ 200 \end{gathered}$ | $\begin{aligned} & +6.3 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & +64 \\ & \pm 30 \end{aligned}$ | $\underset{\mathrm{ppm} /{ }^{\circ} \mathrm{C}}{\mu \mathrm{~A}}$ |
| POWER SUPPLY REQUIREMENTS <br> Voltage, $\pm \mathrm{V}_{\mathrm{cc}}$ <br> $\mathrm{V}_{\mathrm{DD}}$ <br> Current, +lcc <br> -Icc <br> lod <br> Power Dissipation ( $\pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ ) | $\begin{gathered} \pm 114 \\ +45 \end{gathered}$ | $\begin{gathered} \pm 15 \\ +50 \\ 5 \\ 21 \\ 11 \\ 450 \end{gathered}$ | $\begin{array}{r}  \pm 165 \\ +55 \\ 8.5 \\ 26 \\ 15 \\ 595 \end{array}$ | V <br> V <br> mA <br> mA <br> mA <br> mW |
| TEMPERATURE RANGE (Ambient) <br> Specification <br> Storage | $\begin{aligned} & -25 \\ & -65 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} +85 \\ +150 \\ \hline \end{array}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES (1) Accurate conversion will be obtained with any convert command pulse width of greater than 100 nsec ; however, it must be limited to $2 \mu \mathrm{sec}$ (max) to assure the specified conversion tıme (2) Gain and offset errors are adjustable to zero See "Optional External Gain and Offset Adjustments" section (3) FSR means Full-Scale Range and is 20 V for $\pm 10 \mathrm{~V}$ range, 10 V for $\pm 5 \mathrm{~V}$ and 0 to +10 V ranges, etc (4) Includes drift due to linearity, gain, and offset drifts (5) Conversion time is specified using internal clock For operation with an external clock see "Clock Options" section This converter may also be short-cycled to less than 12-bit resolution for shorter conversion tıme, see "Short Cycle Feature" section (6) CSB means Complementary Straight Bınary, COB means Complementary Offset Bınary, and CTC means Complementary Two's Complement codıng See Table I for additional information (7) NRZ means non-return-to-zero coding (8) External loading must be constant during conversion, and must not exceed $200 \mu \mathrm{~A}$ for guaranteed specification

## CONNECTION DIAGRAM



## MECHANICAL



ABSOLUTE MAXIMUM RATINGS


## DISCUSSION OF SPECIFICATIONS <br> LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Under this definition of linearity (sometimes referred to as integral linearity), ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale, providing a significantly better definition of converter accuracy than the best-straight-line-fit definition of linearity employed by some manufacturers.

The zero or minus full-scale value is located at an analog input value $1 / 2$ LSB before the first code transition ( $\mathrm{FFF}_{\mathrm{H}}$ to $\mathrm{FFE}_{\mathrm{H}}$ ). The plus full-scale value is located at an analog value $3 / 2$ LSB beyond the last code transition $\left(001_{\mathrm{H}}\right.$ to $\left.000_{\mathrm{H}}\right)$. See Figure 1 which illustrates these relationships. A linearity specification which guarantees $\pm 1 / 2$ LSB maximum linearity error assures the user that no code transition will differ from the ideal transition value by more than $\pm 1 / 2$ LSB.


FIGURE 1. ADC80H Transfer Characteristic Terminology.

Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of 20 V ( $\pm 10 \mathrm{~V}$ operation), the minus full-scale value of -10 V is 2.44 mV below the first code transition ( $_{\mathrm{FFF}}^{\mathrm{H}}$ to $\mathrm{FFE}_{\mathrm{H}}$ at -9.99756 V ) and the plus full-scale value of +10 V is 7.32 mV above the last code transition $\left(001_{\mathrm{H}}\right.$ to $000_{\mathrm{H}}$ at +9.99268 V ). Ideal transitions occur ILSB $(4.88 \mathrm{mV})$ apart, and the $\pm 1 / 2$ LSB linearity specification guarantees that no actual transition will vary from the ideal by more than 2.44 mV . The LSB weights, transition values, and code definitions for each possible ADC80H analog input signal range are described in Table I.

## CODE WIDTH (QUANTUM)

Code width (or quantum) is defined as the range of analog input values for which a given output code will occur. The ideal code width is ILSB, which for 12-bit operation with a 20 V span is equal to 4.88 mV . Refer to Table I for LSB values for other ADC80H input ranges.

## DIFFERENTIAL LINEARITY ERROR AND NO MISSING CODES

Differential linearity error is a definition of the difference between an ideal 1LSB code width (quantum) and the actual code width. A specification which guarantees no missing codes requires that every code combination appear in a monotonically increasing sequence as the analog input is increased throughout the range, requiring that every input quantum must have a finite width. If an input quantum has a value of zero (a differential linearity error of -1LSB), a missing code will occur but the converter may still be monotonic. Thus, no missing codes represent a more stringent definition of performance than does monotonicity. ADC80H is guaranteed to have no missing codes to 12 -bit resolution over its full specification temperature range.

## QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of $\pm 1 / 2$ LSB. This error is a fundamental property of the quantization process and cannot be eliminated.

## UNIPOLAR OFFSET ERROR

An ADC 80 H connected for uniplolar operation has an analog input range of 0 V to plus full scale. The first output code transition should occur at an analog input value $1 / 2$ LSB above 0 V . Unipolar offset error is defined as the deviation of the actual transition value from the ideal value, and is applicable only to converters operating in the unipolar mode.

## BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset at the first transition value above the minus full-scale value. The ADC80H follows this convention. Thus, bipolar offset error for the ADC80H is

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

defined as the deviation of the actual transition value from the ideal transition value located 1/2LSB above minus full scale.

## GAIN ERROR

The last output code transition $\left(001_{\mathrm{H}}\right.$ to $\left.000_{\mathrm{H}}\right)$ occurs for an analog input value 3/2LSB below the nominal plus full-scale value. Gain error is the deviation of the actual analog value at the last transition point from the ideal value.

## ACCURACY DRIFT VS TEMPERATURE

The temperature coefficients for gain, unipolar offset, and bipolar offset specify the maximum change from the actual $25^{\circ} \mathrm{C}$ value to the value at the extremes of the specification range. The temperature coefficient applies independently to the two halves of the temperature range above and below $+25^{\circ} \mathrm{C}$.

## POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC 80 H assume the application of the rated power supply voltages of +5 V and $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$. The major effect of power supply voltage deviations from the rated values will be a small change in the plus full-scale value. This change, of course, results in a proportional change in all code transition values (i.e. a gain error). The specification describes the maximum change in the plus full-scale value from the initial value for independent changes in each power supply voltage.

## TIMING CONSIDERATIONS

Timing relationships of the ADC80H are shown in Figure 2. It should be noted that although the convert command pulse width must be between 100 nsec and $2 \mu \mathrm{sec}$ to obtain the specified conversion time with internal clock, the ADC80H will accept longer convert commands with no loss of accuracy, assuming that the analog input signal is stable. In this situation, the actual indicated conversion time (during which status is high) for 12 -bit operation will be equal to approximately $1 \mu \mathrm{sec}$ less than the sum of the factory-set conversion time and the length of the convert command. The code returned by the converter at the end of the conversion will accurately represent the analog input to the converter at the time the convert command returns to the low state. In addition, although the initial state of the converter will be indeterminate when power is first applied, it is designed to time-out and be ready to accept a convert command within approximately $25 \mu \mathrm{sec}$ after power-up, provided that either an external clock source is present or the internal clock is not inhibited.
During conversion, the decision as to the proper state of any bit (bit " $n$ ") is made on the rising edge of clock pulse " $n+1$ ". Thus, a complete conversion requires 13 clock pulses with the status output dropping from logic "I" to logic " 0 " shortly after the rising edge of the 13 th clock pulse, and with valid output data ready to be read at that time. A new conversion may not be initiated until

50 nsec after the fall of the last clock pulse (pulse 13 for 12-bit operation).
Additional convert commands applied during conversion will be ignored.


FIGURE 2. ADC80H Timing Diagram (nominal values at $+25^{\circ} \mathrm{C}$ with internal clock).

## DEFINITION OF DIGITAL CODES

## Parallel Data

Three binary codes are available on the ADC80H parallel output; all three are complementary codes, meaning that logic " 0 " is true. The available codes are complementary straight binary (CSB) for unipolar input signal ranges, and complementary offset binary (COB) and complementary two's complement (CTC) for bipolar input signal ranges. CTC coding is obtained by complementing bit 1 (the MSB) relative to its normal state for CSB or COB coding; the complement of bit 1 is available on pin 8.

## Serial Data

Two (complementary) straight binary codes are available on the serial output of the ADC 80 H ; as in the parallel case, they are CSB and COB. The serial data is available only during conversion and appears with the most significant bit (MSB) occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values of Table I also apply to the serial data output, except that the CTC code is not available. All clock pulses available from the ADC80H have equal pulse widths to facilitate transfer of the serial data into external logic devices without external shaping.

## LAYOUT AND OPERATING INSTRUCTIONS

## LAYOUT PRECAUTIONS

Analog and digital commons are not connected together internally in the ADC 80 H , but should be connected together as close to the unit as possible, preferably to an analog common ground plane beneath the converter. If these common lines must be run separately, use wide conductor pattern and a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog input lines and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common. If external gain and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC 80 H as possible.

## POWER SUPPLY DECOUPLING

The power supplies should be bypassed with $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum bypass capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

## ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC80H will be driving into a nominal DC input impedance of $2.3 \mathrm{k} \Omega$ to $9.2 \mathrm{k} \Omega$ depending upon the range selected. However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-settling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal D/A converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

## INPUT SCALING

The ADC80H offers five standard input ranges: 0 V to $+5 \mathrm{~V}, 0 \mathrm{~V}$ to $+10 \mathrm{~V}, \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$. The input range should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the converter. Select the appropriate input range as indicated by Table II. The input circuit architecture is illustrated in Figure 3. Use of external padding resistors to modify the factory-set input ranges (such as addition of a small external input resistor to change the 10 V range to a 10.24 V range) will require matching of the external fixed resistor values to individual devices, due to the large tolerance of the internal
input resistors. Alternatively, the gain range of the converter may easily be increased a small amount by use of a low temperature coefficient potentiometer in series with the analog input signal or by the decreasing the value of the gain adjust series resistor in Figure 5.
TABLE II. ADC80H Input Scaling Connections.

| Input <br> Signal <br> Range | Output <br> Code | Connect <br> Pin 12 <br> To Pin | Connect <br> Pin 14 <br> To | Connect <br> Input <br> Signal <br> To |
| :--- | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | COB or CTC | 11 | Input Signal | 14 |
| $\pm 5 \mathrm{~V}$ | COB or CTC | 11 | Open | 13 |
| $\pm 2.5 \mathrm{~V}$ | COB or CTC | 11 | Pin 11 | 13 |
| 0 to +5 V | CSB | 15 | Pin 11 | 13 |
| 0 to +10 V | CSB | 15 | Open | 13 |



FIGURE 3. ADC80H Input Scaling Circuit.

## CALIBRATION

Optional External Gain And Offset Adjustments
Gain and offset errors may be trimmed to zero using external offset and gain trim potentiometers connected to the ADC80H as shown in Figures 4 and 5 for both unipolar and bipolar operation. Multiturn potentiometers with $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or better TCR are recommended for minimum drift over temperature and time. These

FIGURE 4. Two Methods of Connecting Optional Offset Adjust.


FIGURE 5. Two Methods of Connecting Optional Gain Adjust.
pots may be of any value between $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$. All fixed resistors should be $20 \%$ carbon or better. Although not necessary in some applications, pin 16 (Gain Adjust) should be preferably bypassed with a $0.01 \mu \mathrm{~F}$ nonpolarized capacitor to analog common to minimize noise pickup at this high impedance point, even if no external adjustment is required.

## Adjustment Procedure

OFFSET-Connect the offset potentiometer as shown in Figure 4. Set the input voltage to the nominal zero or minus full-scale voltage plus $1 / 2 \mathrm{LSB}$. For example, referring to Table I, this value is $-10 \mathrm{~V}+2.44 \mathrm{mV}$ or -9.99756 V for the -10 V to +10 V range.
With the input voltage set as above, adjust the offset potentiometer until an output code is obtained which is alternating between $\mathrm{FFE}_{\mathrm{H}}$ and $\mathrm{FFF}_{\mathrm{H}}$ with approximately $50 \%$ occurence of each of the two codes. In other words, the potentiometer is adjusted until bit 12 (the LSB) indicates a true (logic " 0 ") condition approximately half the time.
GAIN-Connect the gain adjust potentiometer as shown in Figure 5. Set the input voltage to the nominal plus full-scale value minus $3 / 2 \mathrm{LSB}$. Once again referring to Table I, this value is $+10 \mathrm{~V}-7.32 \mathrm{mV}$ or +9.99268 V for
the -10 V to +10 V range. Adjust the gain potentiometer until the output code is alternating between $000_{\mathrm{H}}$ and $001_{\mathrm{H}}$ with an approximate $50 \%$ duty cycle. As in the case of offset adjustment, this procedure sets the converter end-point transition to a precisely known value.

## CLOCK OPTIONS

The ADC80H is extremely versatile in that it can be operated in several different modes with either internal or external clock. Most of these options can be implemented with inexpensive TTL logic as shown in Figures 6 through 9. When operating with an external clock, the conversion time may be as short as $15 \mu \mathrm{sec}(800 \mathrm{kHz}$ external clock frequency) with assured performance within specified limits. When operating with the internal clock, pin 19 (external clock input) and pin 20 (clock inhibit) may be left unconnected. No external pull-ups are required due to the inclusion of pull-up resistors in the ADC80H. Pin 20 (clock inhibit) must be grounded for use with an external clock, which is applied to pin 19.

## SHORT-CYCLE FEATURE

A short-cycle input (pin 21) permits the conversion to be terminated after any number of desired bits has been converted, allowing shorter conversion times in applica-


FIGURE 6. Internal Clock-Normal Operating Mode. (Conversion initiated by the rising edge of the convert command. The internal clock runs only during conversion.)


FIGURE 8. Continuous Conversion with External Clock. (Conversion is initiated by 14th clock pulse. Clock runs continuously.)


FIGURE 7. Continuous External Clock. (Conversion initiated by rising edge of convert command. The convert command must be synchronized with clock.)


FIGURE 9. Continuous Conversion with 600 nsec between Conversions. (Circuit insures that conversion will start when power is applied.)
tions not requiring full 12 -bit resolution. In these situations, the short-cycle pin should be connected to the bit output pin of the next bit after the desired resolution. For example, when 10 -bit resolution is desired, pin 21 is connected to pin 28 (bit 11). In this example, the conversion cycle terminates and status is reset after the bit 10 decision. Short-cycle pin connections and associated maximum $12-, 10$-, and 8 -bit conversion times (with internal clock) are shown in Table III. Also shown are recommended minimum conversion times (external clock) for these conversion lengths to obtain the stated accuracies. The ADC80H is not factory-tested for these external clock conversion speeds and the product is not guaranteed to achieve the stated accuracies under these operating conditions; the recommended values are offered as an aid to the user.

TABLE III. Short-Cycle Connections and Conversion Times for 8-, 10 -, and 12-Bit ResolutionsADC80H

| Resolution (Bits) | 12 | 10 | 8 |
| :--- | :---: | :---: | :---: |
| Connect pın 21 to | Pın 9 or NC | Pın 28 | Pın 30 |
| Maxımum Conversıon Tıme <br> Internal Clock $(\mu \mathrm{sec})$ | 25 | 22 | 18 |
| Mınımum Conversıon Tıme <br> External Clock ( $\mu \mathrm{sec})$ | 15 | 13 | 10 |
| Maxımum Lınearıty Error <br> At $+25^{\circ} \mathrm{C}(\%$ of FSR) | 0012 | 0048 | 020 |

NOTE (1) Conversıon tıme to maintaın $\pm 1 / 2$ LSB linearity error

## ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device-it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown Q models are environmentally screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table IV is performed
to selected methods of MIL-STD-883. Reference to these methods provides a convenient way of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

TABLE IV. Screening Flow for ADC80H-AH-12Q

| Screen | MIL-STD-883 Method, Condition | Screening Level |
| :---: | :---: | :---: |
| Internal Visual | $\begin{aligned} & \text { Burr-Brown } \\ & \text { QC4118 } \end{aligned}$ |  |
| High Temperature Storage (Stabilization Bake) | 1008, C | 24 hour, $+150^{\circ} \mathrm{C}$ |
| Temperature Cycling | 1010, C | $\begin{gathered} 10 \text { cycles, }-65^{\circ} \mathrm{C} \\ \text { to }+150^{\circ} \mathrm{C} \end{gathered}$ |
| Constant Acceleratıon | 2001, A | 5000 G |
| Electrical Test | Burr-Brown test procedure |  |
| Burn-ın | 1015, B | 160 hour, $+125^{\circ} \mathrm{C}$, steady-state |
| Hermeticity Fine Leak Gross Leak | $\begin{gathered} \text { 1014, A1 or A'2 } \\ 1014, ~ C \end{gathered}$ | $5 \times 10^{-7} \mathrm{~atm} \mathrm{cc} / \mathrm{sec}$ bubble test only, preconditioning omitted |
| Final Electrical | Burr-Brown test procedure |  |
| Final Drift | Burr-Brown test procedure |  |
| External Visual | $\begin{aligned} & \text { Burr-Brown } \\ & \text { QC5150 } \end{aligned}$ |  |

## BURR-BROWN®

## ADC80MAH-12

## Monolithic 12-Bit ANALOG-TO-DIGITAL CONVERTER

## FEATURES

- INDUSTRY-STANDARD 12-BIT ADC
- MONOLITHIC CONSTRUCTION
- LOW COST
- $\pm 0.012 \%$ LINEARITY
- $25 \mu \mathrm{~S}$ MAX CONVERSION TIME
- $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ OPERATION
- NO MISSING CODES $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- HERMETIC 32-PIN PACKAGE
- PARALLEL OR SERIAL OUTPUTS
- 705mW MAX DISSIPATION


## DESCRIPTION

The ADC80MAH-12 is a 12-bit single-chip successiveapproximation analog-to-digital converter for low cost converter applications. It is complete with a comparator, a 12-bit DAC which includes a 6.3 V reference laser-trimmed for minimum temperature coefficient, a successive approximation register (SAR), clock, and all other associated logic functions.

Internal scaling resistors are provided for the selection of analog input signal ranges of $\pm 2.5 \mathrm{~V}$, $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}, 0$ to +5 V , or 0 to +10 V . Gain and offset errors may be externally trimmed to zero, enabling initial end-point accuracies of better than $\pm 0.12 \%$ ( $\pm 1 / 2 \mathrm{LSB}$ ).
The maximum conversion time of $25 \mu$ s makes the ADC80MAH-12 ideal for a wide range of 12 -bit applications requiring system throughput sampling rates up to 40 kHz . In addition, this A/D converter may be short-cycled for faster conversion speed with
reduced resolution, and an external clock may be used to synchronize the converter to the system clock or to obtain higher-speed operation. The convert command circuits have been redesigned to allow simplified free-running operation with internal or external clock.

Data is available in parallel and serial form with corresponding clock and status signals. All digital input and output signals are TTL/LSTTL-compatible, with internal pull-up resistors included on all digital inputs to eliminate the need for external pullup resistors on digital inputs not requiring connection. The ADC80MAH-12 operates equally well with either $\pm 15 \mathrm{~V}$ or $\pm 12 \mathrm{~V}$ analog power supplies, and also requires use of a +5 V logic power supply. However, unlike many ADC80-type products, a +5 V analog power supply is not required. It is packaged in a hermetic 32-pin side-brazed ceramic dual-in-line package.


## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ or $15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}$ unless otherwise specified

| MODEL | ADC80MAH-12 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| RESOLUTION |  |  | 12 | Bits |
| INPUT |  |  |  |  |
| ANALOG <br> Voltage Ranges Unipolar Bipolar $\begin{aligned} \text { Impedance } & 0 \text { to }+5 \mathrm{~V}, \pm 25 \mathrm{~V} \\ & 0 \text { to }+10 \mathrm{~V}, \pm 5 \mathrm{~V} \\ & \pm 10 \mathrm{~V} \end{aligned}$ | $\begin{gathered} 245 \\ 49 \\ 98 \\ \hline \end{gathered}$ | $\begin{gathered} 0 \text { to }+5,0 \text { to }+10 \\ \pm 25, \pm 5, \pm 10 \\ 25 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 255 \\ 51 \\ 102 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{k} \Omega \\ \mathrm{k} \Omega \\ \mathrm{k} \Omega \end{gathered}$ |
| DIGITAL <br> Logic Characterıstics (Over specıfication temperature range) <br> $V_{I H}$ (Logic "1") <br> $V_{\text {IL }}$ (Logic "0") <br> $\mathrm{I}_{\mathrm{IH}}\left(\mathrm{V}_{\text {IN }}=+27 \mathrm{~V}\right)$ <br> $\mathrm{I}_{\mathrm{L}}\left(\mathrm{V}_{\mathrm{IN}}=+04 \mathrm{~V}\right)$ <br> Convert Command Pulse Width ${ }^{(1)}$ | $\begin{gathered} 20 \\ -03 \\ \\ -20 \\ 100 \mathrm{~ns} \end{gathered}$ |  | $\begin{gathered} 55 \\ +08 \\ 20 \\ \\ 20 \end{gathered}$ | V <br> V $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{S}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |
| ACCURACY <br> Gain Error ${ }^{(2)}$ Offset Error ${ }^{(2)}$ Unıpolar Bipolar <br> Linearity Error Differential Linearity Error Inherent Quantization Error |  | $\begin{gathered} \pm 01 \\ \pm 005 \\ \pm 01 \\ \pm 1 / 2 \\ \pm 1 / 2 \end{gathered}$ | $\begin{gathered} \pm 03 \\ \pm 02 \\ \pm 03 \\ \pm 0012 \\ \pm 3 / 4 \end{gathered}$ | $\%$ of FSR ${ }^{(3)}$ <br> \% of FSR <br> \% of FSR <br> $\%$ of FSR <br> LSB <br> LSB |
| POWER SUPPLY SENSITIVITY $\begin{aligned} & 114 \mathrm{~V} \leq \pm \mathrm{V}_{C C} \leq 165 \mathrm{~V} \\ & +45 \mathrm{~V} \leq \mathrm{V}_{D D} \leq+55 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \pm 0003 \\ & \pm 0002 \end{aligned}$ | $\begin{aligned} & \pm 0009 \\ & \pm 0005 \end{aligned}$ | $\%$ of $F S R / \% V_{c c}$ <br> \% of FSR/\%VDD |
| DRIFT <br> Total Accuracy, Bıpolar ${ }^{(4)}$ <br> Gaın <br> Offset Unıpolar <br> Bipolar <br> Linearity Error Drift <br> Differential Linearity over Temperature Range <br> No Missing Code Temperature Range <br> Monotonicity Over Temperature Range | -25 | $\begin{gathered} \pm 10 \\ \pm 15 \\ \pm 3 \\ \pm 7 \\ \pm 1 \end{gathered}$ <br> Guaranteed | $\begin{gathered} \pm 23 \\ \pm 30 \\ \\ \pm 15 \\ \pm 3 \\ \pm 3 / 4 \\ +85 \end{gathered}$ | $\begin{gathered} \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\ \mathrm{LSB} \\ { }^{\circ} \mathrm{C} \end{gathered}$ |
| CONVERSION TIME ${ }^{(5)}$ |  | 22 | 25 | $\mu \mathrm{s}$ |
| OUTPUT |  |  |  |  |
| DIGITAL (Bits 1-12, Clock Out, Status, Serial Out) <br> Output Codes ${ }^{(6)}$ <br> Parallel Unipolar <br> Bipolar <br> Serial (NRZ) ${ }^{(7)}$ <br> Logic Levels Logic 0 ( $\left.I_{\text {sink }} \leq 32 \mathrm{~mA}\right)$ <br> Logic 1 (Isource $\leq 80 \mu \mathrm{~A}$ ) <br> Internal Clock Frequency | +24 | CSB COB, CTC CSB, COB $520$ | +04 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{kHz} \end{gathered}$ |
| INTERNAL REFERENCE VOLTAGE <br> Voltage <br> Source Current Available for External Loads ${ }^{(8)}$ <br> Temperature Coefficient | $\begin{gathered} +620 \\ 200 \end{gathered}$ | $\begin{aligned} & +63 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & +640 \\ & \pm 30 \end{aligned}$ | $\begin{gathered} V \\ \mu \mathrm{~A} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS <br> Rated Supply Voltages <br> Supply Ranges $\pm V_{c c}$ $V_{D D}$ <br> Supply Drain $+I_{c c}\left(+V_{c c}=15 \mathrm{~V}\right)$ <br> $-\mathrm{I}_{\mathrm{cc}}\left(-\mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}\right)$ <br> $I_{D D}\left(V_{c C}=5 \mathrm{~V}\right)$ <br> Power Dissipation ( $\pm \mathrm{V}_{c \mathrm{C}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ ) <br> Thermal Resistance, $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\begin{gathered} \pm 114 \\ +4.5 \end{gathered}$ | $\begin{gathered} +5, \pm 12 \text { or } \pm 15 \\ \\ 85 \\ 21 \\ 30 \\ 593 \\ 50 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 165 \\ +55 \\ 11 \\ 24 \\ 36 \\ 705 \end{gathered}$ | V <br> V <br> V <br> mA <br> mA <br> mA <br> mW <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| TEMPERATURE RANGE (Ambient) <br> Specification <br> Operating (derated specs) <br> Storage | $\begin{aligned} & -25 \\ & -55 \\ & -65 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} +85 \\ +125 \\ +150 \\ \hline \end{array}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) Accurate conversion will be obtained with any convert command pulse width of greater than 100ns, however, it must be limited to $20 \mu \mathrm{~s}$ (max) to assure the specified conversion tıme. (2) Gaın and offset errors are adjustable to zero See "Optional External Gain and Offset Adjustment" section. (3) FSR means Full-Scale Range and is 20 V for $\pm 10 \mathrm{~V}$ range, 10 V for $\pm 5 \mathrm{~V}$ and 0 to +10 V ranges, etc (4) Includes drift due to linearity, gain, and offset drifts (5) Conversion time is specified using internal clock For operation with an external clock see "Clock Options" section. This converter may also be short-cycled to less than 12-bit resolution for shorter conversion time, see "Short Cycle Feature" section (6) CSB means Complementary Straight Binary, COB means Complementary Offset Bınary, and CTC means Complementary Two's Complement codıng See Table I for additional information (7) NRZ means Non-Return-to-Zero coding (8) External loading must be constant during conversion, and must not exceed $200 \mu \mathrm{~A}$ for guaranteed specification

CONNECTION DIAGRAM


## MECHANICAL



ORDERING INFORMATION


NOTE (1) Environmental Screening, see
Table IV (2) Or equivalent See text

ABSOLUTE MAXIMUM RATINGS

| $+V_{c c}$ to Analog Common . .. .. . .. . ... .. . .. 0 to +165 V <br> $-V_{c c}$ to Analog Common . .. .. ..... . . .... . 0 to -16 5V <br> VDD to Digital Common .. .. .. ... .. . ..... ........... 0 to +7 V <br> Analog Common to Digıtal Common .... .. .. ... .... ... $\pm 05 \mathrm{~V}$ <br> Logic Inputs (Convert Command, Clock In) <br> to Digıtal Common .... .............. .. . .. ... . -03 V to $+\mathrm{V}_{\mathrm{cc}}$ <br> Analog Inputs (Analog In, Bipolar Offset) <br> to Analog Common $\qquad$ $\pm 165 \mathrm{~V}$ <br> Reference Output . . .. . ..... ... Indefinite Short to Common, Momentary Short to Vcc <br> Lead Temperature, Soldering . $\qquad$ $+300^{\circ} \mathrm{C}, 10 \mathrm{~s}$ Maximum Junction Temperature $\qquad$ $+160^{\circ} \mathrm{C}$ <br> CAUTION These devices are sensitive to electrostatic discharge. Appropriate I C handling procedures should be followed <br> Stresses above those listed under "Absolute Maxımum Ratıngs" may cause permanent damage to the device Exposure to absolute maxımum conditions for extended periods may affect device reliability |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## TYPICAL PERFORMANCE CURVES



## DISCUSSION OF SPECIFICATIONS

## LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Under this definition of linearity (sometimes referred to as integral linearity), ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale, providing a significantly better definition of converter accuracy than the best-straight-line-fit definition of linearity employed by some manufacturers.
The zero or minus full-scale value is located at an analog input value $1 / 2 \mathrm{LSB}$ before the first code transition $\left(\mathrm{FFF}_{\mathrm{H}}\right.$ to $\left.\mathrm{FFE}_{\mathrm{H}}\right)$. The plus full-scale value is located at an analog value 3/2LSB beyond the last code transition $\left(001_{\mathrm{H}}\right.$ to $\left.000_{\mathrm{H}}\right)$. See Figure 1 which illustrates these relationships. A linearity specification which guarantees $\pm 1 / 2 \mathrm{LSB}$ maximum linearity error assures the user that no code transition will differ from the ideal transition value by more than $\pm 1 / 2$ LSB.
Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of $20 \mathrm{~V}( \pm 10 \mathrm{~V}$ operation), the minus full-scale value of -10 V is 2.44 mV below the first code transition $\left(\mathrm{FFF}_{\mathrm{H}}\right.$ to $\mathrm{FFE}_{\mathrm{H}}$ at -9.99756 V ) and the plus full-scale value of +10 V is 7.32 mV above the last code transition $\left(001_{\mathrm{H}}\right.$ to $000_{\mathrm{H}}$ at


FIGURE 1. Transfer Characteristic Terminology.
$+9.99268 \mathrm{~V})$. Ideal transitions occur ILSB ( 4.88 mV ) apart,

NOTES (1) $\mathrm{COB}=$ Complementary Offset Bınary (2) $\mathrm{CTC}=$ Complementary Two's Complement-obtained by using the complement of the most significant bit ( $\overline{M S B}$ ) $\overline{M S B}$ is available on pın 8 (3) CSB = Complementary Straight Bınary

## CODE WIDTH (QUANTUM)

Code width (or quantum) is defined as the range of analog input values for which a given output code will occur. The ideal code width is 1 LSB , which for 12 -bit operation with a 20 V span is equal to 4.88 mV . Refer to Table I for LSB values for other ADC80 input ranges.

## DIFFERENTIAL LINEARITY ERROR AND NO MISSING CODES

Differential linearity error is the difference between an ideal ILSB code width (quantum) and the actual code width. A specification which guàrantees no missing codes requires that every code combination appear in a monotonically increasing sequence as the analog input is increased throughout the range, requiring that every input quantum must have a finite width. If an input quantum has a value of zero (a differential linearity error of -ILSB), a missing code will occur but the converter may still be monotonic. Thus, no missing codes represent a more stringent definition of performance than does monotonicity. ADC80 is guaranteed to have no missing codes to 12 -bit resolution over its full specification temperature range.

## QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of $\pm 1 / 2 L S B$. This error is a fundamental property of the quantization process and cannot be eliminated.

## UNIPOLAR OFFSET ERROR

An ADC80 connected for unipolar operation has an analog input range of 0 V to plus full scale. The first output code transition should occur at an analog input value $1 / 2 \mathrm{LSB}$ above 0 V . Unipolar offset error is defined as the deviation of the actual transition value from the ideal value, and is applicable only to converters operating in the unipolar mode.

## BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset at the first transition value above the minus full-scale value. The ADC80 follows this convention. Thus, bipolar offset error for the ADC80 is defined as the deviation of the actual transition value from the ideal transition value located $1 / 2$ LSB above minus full scale.

## GAIN ERROR

The last output code transition $\left(001_{\mathrm{H}}\right.$ to $\left.000_{\mathrm{H}}\right)$ occurs for an analog input value 3/2LSB below the nominal plus full-scale value. Gain error is the deviation of the actual analog value at the last transition point from the ideal value.

## ACCURACY DRIFT VS TEMPERATURE

The temperature coefficients for gain, unipolar offset, and bipolar offset specify the maximum change from the
actual $25^{\circ} \mathrm{C}$ value to the value at the extremes of the Specification temperature range. The temperature coefficient applies independently to the two halves of the temperature range above and below $+25^{\circ} \mathrm{C}$.

## POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC80 assume the application of the rated power supply voltages of +5 V and $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$. The major effect of power supply voltage deviations from the rated values will be a small change in the plus full-scale value. This change, of course, results in a proportional change in all code transition values (i.e., a gain error). The specification describes the maximum change in the plus full-scale value from the initial value for independent changes in each power supply voltage.

## TIMING CONSIDERATIONS

Timing relationships of the ADC80 are shown in Figure 2. During conversion, the decision as to the proper state of any bit (bit " $n$ ") is made on the rising edge of clock pulse " $n+1$ ". Thus, a complete conversion requires 13 clock pulses with the status output dropping from logic " 1 " to logic " 0 " shortly after the falling edge of the 13th clock pulse, and with valid output data ready to be read at that time.
Additional convert commands applied during conversion will be ignored.
Status remains high until after the falling edge of the 13th clock pulse. This allows direct use of status for latching parallel data.


FIGURE 2. Timing Diagram (nominal values at $+25^{\circ} \mathrm{C}$ with internal clock).

## DEFINITION OF DIGITAL CODES

## Parallel Data

Three binary codes are available on the ADC80 parallel output；all three are complementary codes，meaning that logic＂ 0 ＂is true．The available codes are complementary straight binary（CSB）for unipolar input signal ranges， and complementary offset binary（COB）and comple－ mentary two＇s complement（CTC）for bipolar input signal ranges．CTC coding is obtained by complementing bit 1 （the MSB）relative to its normal state for CSB or COB coding；the complement of bit 1 is available on pin 8 ．

## Serial Data

Two（complementary）straight binary codes are available on the serial output of the $\mathrm{ADC80}$ ；as in the parallel case，they are CSB and COB．The serial data is available only during conversion and appears with the most significant bit（MSB）occurring first．The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2．The LSB and transition values of Table I also apply to the serial data output， except that the CTC code is not available．All clock pulses available from the ADC80 have equal pulse widths to facilitate transfer of the serial data into external logic devices without external shaping．

## LAYOUT AND OPERATING INSTRUCTIONS

## LAYOUT PRECAUTIONS

Analog and digital commons are not connected together internally in the ADC80，but should be connected together as close to the unit as possible，preferably to an analog common ground plane beneath the converter．If these common lines must be run separately，use wide conductor pattern and a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ nonpolarized bypass capacitor between analog and digital commons at the unit．Low impedance analog and digital common returns are essential for low noise performance．Coupling between analog input lines and digital lines should be minimized by careful layout．For instance，if the lines must cross，they should do so at right angles．Parallel analog and digital lines should be separated from each other by a pattern connected to common．If external gain and offset potentiometers are used，the poten－ tiometers and associated resistors should be located as close to the ADC80 as possible．Capacitive loading on comparator and input pins should be kept to a minimum to maintain converter performance．

## POWER SUPPLY DECOUPLING

The power supplies should be bypassed with $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum bypass capacitors located close to the converter to obtain noise－free operation．Noise on the power supply lines can degrade the converter＇s performance． Noise and spikes from a switching power supply are especially troublesome．

## ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC80 will be driving into a nominal DC input impedance of $2.3 \mathrm{k} \Omega$ to $9.2 \mathrm{k} \Omega$ depending upon the range selected．However，the output impedance of the driving source should be very low，such as the output impedance provided by a wideband，fast－settling operational ampli－ fier．Transients in A／D input current are caused by the changes in output current of the internal $D / A$ converter as it tests the various bits．The output voltage of the driving source must remain constant while furnishing these fast current changes．If the application requires a sample／hold，select a sample／hold with sufficient band－ width to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance．

## INPUT SCALING

The ADC80 offers five standard input ranges： 0 V to $+5 \mathrm{~V}, 0 \mathrm{~V}$ to $+10 \mathrm{~V}, \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$ ，and $\pm 10 \mathrm{~V}$ ．The input range should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the converter．Select the appropriate input range as indicated by Table II．The input circuit architecture is illustrated in Figure 3．External padding resistors can be added to modify the factory－set input ranges（such as addition of a small external input resistor to change the 10 V range to a 10.24 V range）．Alternatively， the gain range of the converter may easily be increased a small amount by use of a low temperature coefficient potentiometer in series with the analog input signal or by decreasing the value of the gain adjust series resistor in Figure 5.

TABLE II．Input Scaling Connections．


FIGURE 3．Input Scaling Circuit．

| Input <br> Signal <br> Range | Output <br> Code | Connect <br> Pin 12 <br> To Pin | Connect <br> Pin 14 <br> To | Connect <br> Input <br> Signal <br> To |
| :--- | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | COB or CTC | 11 | Input Signal | 14 |
| $\pm 54 \mathrm{~V}$ | COB or CTC | 11 | Open | 13 |
| $\pm 25 \mathrm{~V}$ | COB or CTC | 11 | Pin 11 | 13 |
| 0 to +5 V | CSB | 15 | Pin 11 | 13 |
| 0 to +10 V | CSB | 15 | Open | 13 |

## CALIBRATION

## Optional External Gain And Offset Adjustments

Gain and offset errors may be trimmed to zero using external offset and gain trim potentiometers connected to the ADC80 as shown in Figures 4 and 5 for both unipolar and bipolar operation. Multiturn potentiometers with $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or better TCR are recommended for minimum drift over temperature and time. These pots may be of any value between $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$. All fixed resistors should be $20 \%$ carbon or better. Although not necessary in some applications, pin 16 (Gain Adjust) should be preferably bypassed with a $0.01 \mu \mathrm{~F}$ nonpolarized capacitor to analog common'to minimize noise pickup at this high impedance point, even if no external adjustment is required.


FIGURE 4. Two Methods of Connecting Optional Offset Adjust.


FIGURE 5. Two Methods of Connecting Optional Gain Adjust.

## Adjustment Procedure

OFFSET-Connect the offset potentiometer as shown in Figure 4. Set the input voltage to the nominal zero or minus full-scale voltage plus $1 / 2 \mathrm{LSB}$. For example, referring to Table $I$, this value is $-10 \mathrm{~V}+2.44 \mathrm{mV}$ or -9.99756 V for the -10 V to +10 V range.
With the input voltage set as above, adjust the offset potentiometer until an output code is obtained which is alternating between $\mathrm{FFE}_{\mathrm{H}}$ and $\mathrm{FFF}_{\mathrm{H}}$ with approximately $50 \%$ occurrence of each of the two codes. In other words, the potentiometer is adjusted until bit 12 (the LSB) indicates a true (logic " 0 ") condition approximately half the time.
GAIN-Connect the gain adjust potentiometer as shown in Figure 5. Set the input voltage to the nominal plus full-scale value minus $3 / 2 \mathrm{LSB}$. Once again referring to Table I, this value is $+10 \mathrm{~V}-7.32 \mathrm{mV}$ or +9.99268 V for the -10 V to +10 V range. Adjust the gain potentiometer
until the output code is alternating between $000_{\mathrm{H}}$ and $001_{\mathrm{H}}$ with an approximate $50 \%$ duty cycle. As in the case of offset adjustment, this procedure sets the converter end-point transitions to a precisely known value.

## CLOCK OPTIONS AND SHORT CYCLE FEATURE

The ADC 80 is extremely versatile in that it can be operated in several different modes with either internal or external clock. Most of these options can be implemented with inexpensive TTL logic as shown in Figures 6 through 9. Pin 20 (clock inhibit) must be grounded for use with an external clock, which is applied to pin 19.
A short-cycle input (pin 21 ) permits the conversion to be terminated after any number of desired bits has been converted, allowing shorter conversion times in applications not requiring full 12 -bit resolution. In these situations, the short-cycle pin should be connected to the bit output pin of the next bit after the desired resolution. For example, when 10 -bit resolution is desired, pin 21 is connected to pin 28 (bit 11). In this example, the conversion cycle terminates and status is reset after the bit 10 decision. Short-cycle pin connections and associated maximum 12-, $10-$, and 8 -bit conversion times (with internal clock) are shown in Table III. Shorter conversion times are possible with an external clock applied to pin 19. With increasing clock speed, linearity performance will begin to degrade as indicated in the Typical Performance Curves. These curves should be used only as guidelines because guaranteed performance is specified and tested only with the internal clock.

TABLE III. Short-Cycle Connections and Conversion Times for 8-, 10 -, and 12-Bit Resolutions-ADC80MAH-12.

| Resolution (Bits) | $\mathbf{1 2}$ | $\mathbf{1 0}$ | $\mathbf{8}$ |
| :--- | :---: | :---: | :---: |
| Connect pın 21 to | Pın 9 or NC | Pin 28 | $\operatorname{Pin} 30$ |
| Maxımum Conversıon Tıme <br> Int <br> Internal Clock $(\mu \mathrm{s})$ | 25 | 22 | 18 |
| Maxımum Lınearity Error <br> at $+25^{\circ} \mathrm{C}$ (\% of FSR) | 0012 | 0048 | 020 |

NOTE (1) Conversion tıme to maintain $\pm 1 / 2$ LSB linearity error


FIGURE 6. Continuous Conversion with External Clock. (Conversion is initiated by 14th clock pulse. Clock runs continuously.)


FIGURE 7. Continuous Conversion.


FIGURE 8. Internal Clock-Normal Operating Mode. (Conversion initiated by the rising edge of the convert command. The internal clock runs only during conversion.)


FIGURE 9. Continuous External Clock. (Conversion intitiated by rising edge of convert command. The convert command must be synchronized with clock.)

## ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device-it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown $Q$ models are environmentally screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table IV is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient way of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.

## BURN-IN SCREENING

Burn-in screening is an option available for the ADC80MAH. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

TABLE IV. Screening Flow for ADC80MAH-12/QM.

| Screen | MIL-STD-883 Method, Condition | Screening Level |
| :---: | :---: | :---: |
| Internal Visual | 2010 |  |
| High Temperature Storage (Stabilizatıon Bake) | 1008, C | 24 hour, $+150^{\circ} \mathrm{C}$ |
| Temperature Cycling | 1010, C | $\begin{gathered} 10 \text { cycles, }-65^{\circ} \mathrm{C} \\ \text { to }+150^{\circ} \mathrm{C} \end{gathered}$ |
| Constant Acceleration | 2001, A | 5000 G |
| Electrical Test | Burr-Brown test procedure |  |
| Burn-ın | 1015, B | 160 hour, $+125^{\circ} \mathrm{C}$, steady state |
| Hermeticity Fine Leak Gross Leak | $\begin{gathered} \text { 1014, A1 or A2 } \\ 1014, \text { C } \end{gathered}$ | $5 \times 10^{-7} \mathrm{~atm} \mathrm{cc} / \mathrm{s}$ bubble test only, pre-conditioning omitted |
| Final Electrical | Burr-Brown test procedure |  |
| Final Drift | Burr-Brown test procedure |  |
| External Vısual | 2009 |  |

## IC ANALOG-TO-DIGITAL CONVERTERS

## FEATURES

- INDUSTRY STANDARD 12-bIT A/D CONVERTERS
- COMPLETE WITH CLOCK AND INPUT BUFFER
- HIGH SPEED CONVERSION: $10 \mu \mathrm{~s}$ (max)
- REDUCED CHIP COUNT-HIGH RELIABILITY
- LOWER POWER DISSIPATION: 450mW (typ)
- $\pm 0.012 \%$ MAX LINEARITY


## DESCRIPTION

The ADC85H Series of analog-to-digital converters utilize state-of-the-art IC and laser-trimmed thinfilm components, and are packaged in a 32-pin hermetic side-brazed package.
Complete with internal reference and input buffer amplifier, they offer versatility and performance formerly offered only in larger modular or rackmount packages.
Thin-film internal scaling resistors are provided for the selection of analog input signal ranges of $\pm 2.5 \mathrm{~V}$, $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}, 0$ to +5 V or 0 to +10 V . Gain and offset errors may be externally trimmed to zero, offering

- THREE TEMPERATURE RANGES:
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- NO MISSING CODES OVER FULL TEMPERATURE RANGE
- PARALLEL AND SERIAL OUTPUTS
- $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ POWER SUPPLY OPERATION
- HERMETIC 32-PIN CERAMIC SIDE-BRAZED DIP
initial accuracies of better than $\pm 0.012 \%$ ( $\pm 1 / 2$ LSB). The fast $10 \mu$ s conversion speed for 12 -bit resolution makes these ADCs excellent for a wide range of applications where system throughput sampling rates of 100 kHz are required. In addition, they may be short cycled and the clock rate control may be used to obtain faster conversion speeds at lower resolutions.

Data is available in parallel and serial form with corresponding clock and status signals. All digital input and output signals are CMOS/TTL-compatible. Power supply voltages are $\pm 12$ VDC or $\pm 15$ VDC and +5 VDC .

## SPECIFICATIONS

ELECTRICAL
Specified at $+25^{\circ} \mathrm{C}$ and rated supplies unless otherwise noted

| MODEL | ADC84KG-12 ${ }^{(1)}$ |  |  | ADC85H-12 |  |  | ADC87H-12 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| RESOLUTION |  |  | 12 |  |  | * |  |  | * | Bits |
| INPUTS |  |  |  |  |  |  |  |  |  |  |
| ANALOG <br> Voltage Ranges Bipolar <br> Unipolar $\text { Impedance (Direct Input) } \begin{aligned} & 0 \text { to }+5 \mathrm{~V}, \pm 25 \mathrm{~V} \\ & 0 \text { to }+10 \mathrm{~V}, \pm 5 \mathrm{~V} \\ & \pm 10 \mathrm{~V} \end{aligned}$ <br> Buffer Amplifier Impedance <br> Bias Current <br> Settling Time to <br> $001 \%$ for 20 V step $^{(2)}$ | 245 49 98 100 | $\begin{gathered} 2.5, \pm 5, \pm \\ +5,0 \text { to } \\ 25 \\ 5 \\ 10 \end{gathered}$ | $\begin{gathered} 255 \\ 51 \\ 102 \end{gathered}$ | * ${ }_{*}^{*}$ |  | * | * ${ }_{*}^{*}$ |  |  | V <br> V <br> k $\Omega$ <br> $\mathrm{k} \Omega$ <br> $k \Omega$ <br> $\mathrm{M} \Omega$ <br> nA <br> $\mu \mathrm{s}$ |
| DIGITAL ${ }^{(3)}$ <br> Convert Command Logic Loadıng | Positıve pulse 50ns (mın), trailing edge initıates conversion |  |  |  |  |  |  |  |  | TTL Load |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |
| ACCURACY <br> Gain Error ${ }^{(4)}$ <br> Offset Error ${ }^{(4)}$ Unipolar Bipolar <br> Linearity Error ${ }^{(6)}$ <br> Inherent Quantization Error <br> Differential Linearity Error <br> No Missing Codes Temperature Range | 0 | $\begin{gathered} \pm 01 \\ \pm 005 \\ \pm 01 \\ \pm 05 \\ \pm 05 \end{gathered}$ | $\begin{gathered} \pm 025 \\ \pm 02 \\ \pm 025 \\ \pm 0012 \\ \\ +70 \end{gathered}$ | -25 | $*$ $*$ $*$ $*$ $*$ $*$ | $+85$ | $-55$ | $*$ $*$ $*$ $*$ $*$ $*$ | $+125$ | ```% % of FSR}\mp@subsup{}{}{(5) % of FSR % of FSR LSB LSB 0``` |
| POWER SUPPLY SENSITIVITY <br> Gain and Offset $\pm 15 \mathrm{~V}$ $+5 \mathrm{~V}$ |  | $\pm 0004$ $\pm 0001$ |  |  | * |  |  | * |  | $\%$ of FSR/\%Vs <br> \% of FSR/\%Vs |
| DRIFT <br> Gaın <br> Offset Unipolar Bipolar Linearity Monotonicity | $\pm 3$ $\pm 30$ <br> Guaranteed <br>  <br>  <br> $\pm 15$ <br> $\pm 3$ |  |  |  | $\pm 3$ | $\begin{aligned} & \pm 15 \\ & \pm 7 \\ & \pm 2 \end{aligned}$ |  | * | $\begin{gathered} \pm 15 \\ \pm 5 \\ \pm 10 \\ \pm 2 \end{gathered}$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> ppm of FSR $/{ }^{\circ} \mathrm{C}$ <br> ppm of FSR $/{ }^{\circ} \mathrm{C}$ <br> ppm of FSR $/{ }^{\circ} \mathrm{C}$ |
| CONVERSION TIME |  |  | 10 |  |  | * |  |  | * | $\mu \mathrm{s}$ |


*Specification is the same as ADC84KG-12

NOTES: (1) Model ADC84KG-10 is the same as model ADC84KG-12 except for the following: (a) Resolution: 10 bits (max), (b) Linearity Error: $\pm 0.048 \%$ of FSR (max), (c) Conversion Time: $6 \mu \mathrm{~s}$ (max), (d) Internal Clock Frequency: 1.9 MHz (typ). (2) If the buffer is used, delay Convert Command until amplifier settles. (3) DTL/TTL compatible. For digital inputs Logic " 0 " $=0.8 \mathrm{~V}$ (max) and Logic " 1 " $=2.0 \mathrm{~V}$ min. For digital outputs Logic " 0 " $=0.4 \mathrm{~V}$ (max) and Logic $" 1 "=2.4 \mathrm{~V}$ ( min ). (4) Adjustable to zero. (5) FSR means Full Scale Range. (6) The error shown is the same as $\pm 1 / 2 L S B$ max linearity error in $\%$ of FSR. (7) Internal clock is externally adjustable.

CONNECTION DIAGRAM-ADC85H SERIES


## MECHANICAL



## ORDERING INFORMATION

| Model | Resolution <br> (Bits) | Temperature <br> Range |
| :--- | :---: | :---: |
| ADC84KG-10 | 10 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| ADC84KG-12 | 12 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| ADC85H-12 | 12 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ADC85HQ-12* | 12 | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $A D C 87 \mathrm{H}-12$ | 12 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ADC87HQ-12** | 12 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## ORDERING INFORMATION

## burn-in screening option

See text

| Model | Burn-In Temp. <br> $(160 \mathrm{~h})^{(1)}$ |
| :--- | :---: |
| ADC84KG-12-BI | $+125^{\circ} \mathrm{C}$ |
| ADC85H-12-BI | $+125^{\circ} \mathrm{C}$ |
| ADC87H-12-BI | $+125^{\circ} \mathrm{C}$ |

## THEORY OF OPERATION

The accuracy of a successive approximation A/D converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent Quantization Error of $\pm 1 / 2$ LSB. The remaining errors in the A/D converter are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain, Offset, Linearity, Differential Linearity and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure 1) about the zero or minus full scale point (all bits OFF) and Offset drift shifts the line left or right over the operating temperature range. Linearity error is unadjustable and is the most meaningful indicator of $A / D$ converter accuracy. Linearity error is the deviation of an actual bit transition from the ideal transition value at any level over the range of the $A / D$ converter. A Differential Linearity error of $\pm 1 / 2$ LSB means that the width of each bit step over the range of the $A / D$ converter is $1 \mathrm{LSB} \pm 1 / 2 \mathrm{LSB}$.

The ADC84, ADC85H and ADC87H are also monotonic, assuring that the output digital code either increases or remains the same for increasing analog input signals. Burr-Brown also guarantees that these converters will have no missing codes over a specified temperature range. Figure 2 is the timing diagram.


FIGURE 1. Input vs Output for an Ideal Bipolar A/D Converter.


FIGURE 2. Timing Diagram.

## DIGITAL CODES

## Parallel Data

Three binary codes are available on the ADC 85 H series parallel output:

- complementary (logic "0" is true) straight binary (CSB) for unipolar input signal ranges;
- complementary two's complement (CTC) for bipolar input signal ranges;
- complementary offset binary (COB) for bipolar input signal ranges.
Table I describes the LSB, transition values and code
definitions for each possible analog input signal range for 8 -, 10 -, and 12 -bit resolutions.


## Serial Data

Two straight binary (complementary) codes are available on the serial output line; they are CSB and COB. The serial data is available only during conversion and appears with the most significant bit (MSB) occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values shown in Table I also apply to the serial data output except for the CTC code.

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

| Binary Output | Input Voltage Range and LSB Values |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Input Voltage Ranges | Defined As | $\pm 10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 25 \mathrm{~V}$ | 0 to +10 V | 0 to +5 V |
| Code Designation |  | $\mathrm{COB}^{(1)}$ or CTC ${ }^{(2)}$ | $\mathrm{COB}^{(1)}$ or CTC ${ }^{(2)}$ | $\mathrm{COB}^{(1)}$ or CTC ${ }^{(2)}$ | $\mathrm{CSB}^{(3)}$ | $\mathrm{CSB}^{(3)}$ |
| One Least Signıfıcant Bıt (LSB) | $\begin{gathered} \text { FSR/2 } \\ n=8 \\ n=10 \\ n=12 \end{gathered}$ | $\begin{gathered} 20 \mathrm{~V} / 2^{\mathrm{n}} \\ 7813 \mathrm{mV} \\ 1953 \mathrm{mV} \\ 488 \mathrm{mV} \end{gathered}$ | $\begin{gathered} 10 \mathrm{~V} / 2^{\mathrm{n}} \\ 3906 \mathrm{mV} \\ 977 \mathrm{mV} \\ 244 \mathrm{mV} \end{gathered}$ | $\begin{gathered} 5 \mathrm{~V} / 2^{n} \\ 1953 \mathrm{mV} \\ 488 \mathrm{mV} \\ 122 \mathrm{mV} \end{gathered}$ | $\begin{gathered} 10 \mathrm{~V} / 2^{\mathrm{n}} \\ 3906 \mathrm{mV} \\ 977 \mathrm{mV} \\ 244 \mathrm{mV} \end{gathered}$ | $\begin{gathered} 5 \mathrm{~V} / 2^{n} \\ 1953 \mathrm{mV} \\ 488 \mathrm{mV} \\ 122 \mathrm{mV} \end{gathered}$ |
| Transition Values   <br> MSB LSB  <br> 000 $000^{(4)}$  <br> 011 111  <br> 111 110  | +Full Scale <br> Mid Scale <br> -Full Scale | $\begin{gathered} +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -10 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +5 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -5 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +25 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -25 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ +5 \mathrm{~V} \\ 0+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +5 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ +25 \mathrm{~V} \\ 0+1 / 2 \mathrm{LSB} \end{gathered}$ |

NOTES (1) COB = Complementary Offset Bınary (2) CTC = Complementary Two's Complement-obtained by using the complement of the most-significant bit (MSB) MSB is available on pin 13 (3) Complementary Straight Binary (4) Voltages given are the nominal value for transition to the code specified

## ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device-it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their

TABLE II. Screening for ADC85HQ-12 and ADC87HQ-12.

| Screen | MIL-STD-883 Method, Condition | Screening Level |
| :---: | :---: | :---: |
| Internal Visual | Burr-Brown QC4118* |  |
| High Temperature Storage (Stabilization Bake) | 1008, C | 24 hour, $+150^{\circ} \mathrm{C}$ |
| Temperature Cycling | 1010, C | $\begin{gathered} 10 \text { cycles, }-65^{\circ} \mathrm{C} \\ \text { to }+150^{\circ} \mathrm{C} \end{gathered}$ |
| Constant Acceleration | 2001, A | 5000 G |
| Burn-ın | 1015, B | 160 hour, $+125^{\circ} \mathrm{C}$ steady-state |
| Electrical Test | Burr-Brown test procedure |  |
| Hermeticity Fine Leak Gross Leak | $\begin{gathered} 1014, \text { A1 or A2 } \\ 1014, ~ C \end{gathered}$ | $5 \times 10^{-7} \mathrm{~atm} \mathrm{cc} / \mathrm{s}$ bubble test only, preconditioning omitted |
| Final Electrical | Burr-Brown test procedure |  |
| Final Drift | Burr-Brown test procedure |  |
| External Visual | QC5150* |  |

* Available upon request
lifetimes. Burr-Brown $Q$ models are environmentally screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table II is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient way of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883.


## DISCUSSION OF SPECIFICATIONS

The ADC85H series is specified to provide critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are linearity, drift, gain and offset errors, and conversion speed effects on accuracy. These ADCs are factorytrimmed and tested for all critical key specifications.

## GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory-trimmed to $\pm 0.1 \%$ of FSR ( $\pm 0.05 \%$ for unipolar offset) at $25^{\circ} \mathrm{C}$. These errors may be trimmed to zero by connecting external trim potentiometers as shown in Figures 6 and 7.

## ACCURACY DRIFT VS TEMPERATURE

Three major drift parameters degrade A/D converter accuracy over temperature: gain, offset and linearity drift. The worst-case accuracy drift is the summation of all three drift errors over temperature. Statistically, these errors do not add algebraically, but are random variables which behave as root-sum-squared (RSS) or I $\sigma$ errors as follows:

$$
\begin{aligned}
\mathrm{RSS} & =\sqrt{\epsilon \mathrm{g}^{2}+\epsilon \mathrm{o}^{2}+\epsilon \mathrm{e}^{2}} \\
\text { where } \epsilon \mathrm{g} & =\text { gain drift error }\left(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\right) \\
\epsilon \mathrm{O} & =\text { offset drift error }\left(\mathrm{ppm} \text { of FSR } /{ }^{\circ} \mathrm{C}\right) \\
\epsilon \mathrm{e} & =\text { linearity error }\left(\mathrm{ppm} \text { of FSR } /{ }^{\circ} \mathrm{C}\right)
\end{aligned}
$$

For the ADC $85 \mathrm{H}-12$ operating in the unipolar mode, the total RSS drift is $\pm 15.42 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ and for bipolar operation the total RSS drift is $\pm 16.7 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## ACCURACY VS SPEED

In successive approximation $A / D$ converters, the conversion speed affects linearity and differential linearity errors. The power supply sensitivity specification is a measure of how much the plus full-scale value will change from the initial value for independent changes in each power supply. This change results in a proportional change in all code transition values (i.e., a gain error).
The conversion speeds are specified for a maximum linearity error of $\pm 1 / 2$ LSB with the internal clock. Faster conversion speeds are possible but at a sacrifice in linearity (see Clock Rate Control Alternate Connections).

## POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy. Normally, regulated power supplies with $1 \%$ or less ripple are recommended for use with these ADCs. See Layout Precautions and Power Supply Decoupling.


FIGURE 3. Power Supply Rejection vs Power Supply Ripple Frequency.

## LAYOUT AND OPERATING INSTRUCTIONS

## LAYOUT PRECAUTIONS

Analog and digital commons are not connected internally in the ADC85H series, but should be connected together as close to the unit as possible, preferably to a large ground plane under the ADC. If these grounds must be run separately, use a wide conductor pattern and a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout.

## POWER SUPPLY DECOUPLING

The power supplies should be bypassed with tantalum or electrolytic type capacitors as shown in Figure 4 to reduce noise during operation. These capacitors should be located close to the ADC. $1 \mu \mathrm{~F}$ electrolytic type capacitors should by bypassed with $0.01 \mu \mathrm{~F}$ ceramic capacitors for improved high frequency performance.


FIGURE 4. Recommended Power Supply Decoupling.

## ANALOG SIGNAL SOURCE IMPEDANCE

The output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fast-settling operational amplifier or a sample/ hold. For instance, a 741 operational amplifier will not be fast enough to accurately drive this ADC. Recommended amplifiers include the Burr-Brown models OPA602 and OPA111.

## INPUT SCALING

The analog input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table III. See Figure 5 for circuit details.


FIGURE 5. Input Scaling Circuit.
TABLE III. Input Scaling Connections.

| Input Signal Range | Output Code | $\begin{aligned} & \text { Connect } \\ & \text { Pin } 23 \\ & \text { To Pin } \end{aligned}$ | $\begin{aligned} & \text { Connect } \\ & \text { Pin } 25 \\ & \text { To } \end{aligned}$ | For Buffered Input ${ }^{(1)}$ Connect Pin 29 To Pin | For Direct Input ${ }^{(2)}$ Connect Input Signal To Pin |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | COB or CTC | 22 | Input Signal ${ }^{(3)}$ | 25 | 25 |
| $\pm 5 \mathrm{~V}$ | COB or CTC | 22 | Open | 24 | 24 |
| $\pm 2.5 \mathrm{~V}$ | COB or CTC | 22 | Pin 22 | 24 | 24 |
| 0 to +5 V | CSB | 26 | Pin 22 | 24 | 24 |
| 0 to +10V | CSB | 26 | Open | 24 | 24 |

NOTES: (1) Connect to pin 29 or input signal as shown in next two columns. (2) If the buffer amplifier is not used, pin $\mathbf{3 0}$ must be connected to ground (pin 26). (3) The input signal is connected to pin 30 if the buffer amplifier is used.

## OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS

Gain and Offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC as shown in Figures 6 and 7. Multiturn potentiometers with $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or better TCRs are recommended for minimum drift over temperature and time. These pots may be any value from $10 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$. All resistors should be $20 \%$ carbon or better. Pin 27 (Gain Adjust) should be bypassed with $0.01 \mu \mathrm{~F}$ to reduce noise pickup and Pin 22 (Offset Adjust) may be left open if no external adjustment is required.

## Adjustment Procedure

OFFSET-Connect the Offset potentiometer as shown in Figure 6. Sweep the input through the end point transition voltage that should cause an output transition to all bits off ( $\mathrm{E}_{\mathrm{N}}^{\mathrm{OFF}}$ ).
Adjust the Offset potentiometer until the actual end point transition voltage occurs at $\mathrm{E}_{\mathrm{TN}}^{\text {OFF }}$. The ideal transition voltage values of the input are given in Table I.

GAIN-Connect the Gain adjust potentiometers as shown in Figure 7. Sweep the input through the end point transition voltage that should cause an output transition voltage to all bits on ( $\mathrm{E}_{\mathrm{IN}}^{O N}$ ). Adjust the Gain potentiometer until the actual end point transition voltage occurs at $\mathrm{E}_{\mathrm{IN}}^{0 \mathrm{~N}}$.
Table I details the transition voltage levels required.


FIGURE 6. Two Methods of Connecting Optional Offset Adjust.


FIGURE 7. Two Methods of Connecting Optional Gain Adjust.

## Clock Rate Control Alternate Connections

If adjustment of the Clock Rate is desired for faster conversion speeds, the Clock Rate Control may be connected to an external multiturn trim potentiometer with TCR of $\pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less as shown in Figure 8. If the potentiometer is connected to - 15 VDC , conversion time can be increased as shown in Figure 8. If these adjustments are used, delete the connections shown in Table IV for pin 17. See Typical Performance Curves for nonlinearity error vs. clock frequency, and Figure 9 for the effect of the control voltage on clock speed. Operation with clock rate control voltage of less than -IVDC is not recommended.


FIGURE 8. 12-Bit Clock Rate Control Optional Fine Adjust.


FIGURE 9. Conversion Time vs Clock Speed Control.

## Additional Connections Required

The ADC85H series may be operated at faster speeds for resolutions less than 12 bits by connecting the Short Cycle input, pin 14, as shown in Table IV. Conversion speeds, linearity and resolution are shown for reference. Specifications for 10 -bit units assume connections as shown below.

## Converter Initialization

On power-up, the state of the ADC internal circuitry is indeterminate. One conversion cycle is required to initialize the converter after power is applied.

TABLE IV. Short Cycle Connections and Specifications for 8- to 12-Bit Resolution.

| Resolution (Bits) | $\mathbf{1 2}$ | $\mathbf{1 0}$ | $\mathbf{8}$ |
| :--- | :---: | :---: | :---: |
| Connect Pin 17 to ${ }^{(1)}$ | $\operatorname{Pin} 15$ | $\operatorname{Pin} 28$ | $\operatorname{Pin} 28$ |
| Connect Pin 14 to | Pin 16 | $\operatorname{Pin} 2$ | $\operatorname{Pin} 4$ |
| Maxımum Conversion Speed $(\mu \mathrm{s})^{(2)}$ | 10 | 6 | 45 |
| Maxımum Nonlinearity at $25^{\circ} \mathrm{C}(\%$ of FSR) | $0012^{(3)}$ | $0048^{(4)}$ | $020^{(4)}$ |

NOTES (1) Connect only if clock rate control is not used (2) Maximum conversion speeds to maintain $\pm 1 / 2$ LSB nonlinearity error (3) 12 -bit models only. (4) 10 - or 12 -bit models

## Output Drive

Normally all ADC84, ADC85H, and ADC87H logic outputs will drive two standard TTL loads; however, if long digital lines must be driven, external logic buffers are recommended.

## BURN-IN SCREENING

Burn-in screening is an option available for the models indicated in the Ordering Information detail. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).
All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.


# Microprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- COMPLETE 12-BIT A/D CONVERTER WITH REFERENCE, CLOCK, AND 8-, 12-, OR 16-BIT MICROPROCESSOR BUS INTERFACE
- IMPROVED PERFORMANCE SECOND SOURCE FOR 574A-TYPE A/D CONVERTERS

Conversion TIme: 25 $\mathbf{2 8}$ max
Bus Access Time: 150ns max
Ao Input: Bus Contention During Read Operation Eliminated

- DUAL IN-LINE PLASTIC AND HERMETIC CERAMIC
- FULLY SPECIFIED FOR OPERATION ON $\pm 12 \mathrm{~V}$ OR $\pm 15 V$ SUPPLIES
- NO MISSING CODES OVER TEMPERATURE: $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ : ADC574AJH, KH, JP, KP Grades $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ : ADC574ASH, TH Grades


## DESCRIPTION

The ADC574A is a 12 -bit successive approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die customdesigned for freedom from latch-up and for optimum

AC performance. It is complete with a self-contained +10 V reference, internal clock, digital interface for microprocessor control, and three-state outputs.
The reference circuit, containing a buried zener, is laser-trimmed for minimum temperature coefficient. The clock oscillator is current-controlled for excellent stability over temperature. Full-scale and offset errors may be externally trimmed to zero. Internal scaling resistors are provided for the selection of analog input signal ranges of 0 V to $+10 \mathrm{~V}, 0 \mathrm{~V}$ to $+20 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$.
The converter may be externally programmed to provide 8- or 12 -bit resolution. The conversion time for 12 bits is factory set for $25 \mu$ s maximum.
Output data are available in a parallel format from TTL-compatible three-state output buffers. Output data are coded in straight binary for unipolar input signals and bipolar offset binary for bipolar input signals.
The ADC574A, available in both industrial and military temperature ranges, requires supply voltages of +5 V and $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$. It is packaged in a 28-pin plastic DIP, or hermetic side-brazed ceramic DIP.


[^9]
## SPECIFICATIONS

## ELECTRICAL

$T_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ or $+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-12 \mathrm{~V}$ or $-15 \mathrm{~V}, \mathrm{~V}_{\text {Logic }}=+5 \mathrm{~V}$ unless otherwise specified


ELECTRICAL (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ or $+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-12 \mathrm{~V}$ or $-15 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$ unless otherwise specified

| MODEL | ADC574AJP, ADC574AJH, ADC574ASH |  |  | ADC574AKP, ADC574AKH, ADC574ATH |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |
| Voltage. $V_{C C}$ <br>  $V_{\text {EE }}$ <br>  $V_{\text {LOGIC }}$ <br> Current $I_{\text {ICC }}$ <br>  $I_{\text {EE }}$ <br>  $I_{\text {LoGIC }}$ <br> Power Dissipation ( $\pm 15 \mathrm{~V}$ Supplies)  | $\begin{gathered} +11.4 \\ -114 \\ +45 \end{gathered}$ | $\begin{gathered} 3.5 \\ 15 \\ 9 \\ 325 \end{gathered}$ | $\begin{gathered} +16.5 \\ -16.5 \\ +5.5 \\ 5 \\ 20 \\ 15 \\ 450 \end{gathered}$ | * | * | $*$ $*$ $*$ $*$ $*$ $*$ $*$ $*$ | V <br> V <br> V <br> mA <br> mA <br> mA <br> mW |
| TEMPERATURE RANGE (Ambient $\mathrm{T}_{\text {MIN, }}, \mathrm{T}_{\text {MAX }}$ ) |  |  |  |  |  |  |  |
| Specificatıon. J, K Grades <br> S, T Grades <br> Storage | $\begin{gathered} 0 \\ -55 \\ -65 \\ \hline \end{gathered}$ |  | $\begin{array}{r} +75 \\ +125 \\ +150 \\ \hline \end{array}$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |

*Same specification as ADC574AJP, AJH, ASH
NOTES (1) With fixed $50 \Omega$ resistor from REF OUT to REF IN This parameter is also adjustable to zero at $+25^{\circ} \mathrm{C}$ (see Optional External Full Scale and Offset Adjustments section) (2) FS in this specification table means Full Scale Range That is, for a $\pm 10 \mathrm{~V}$ input range, FS means 20V, for a 0 to +10 V range, FS means 10 V The term Full Scale for these specifications instead of Full-Scale Range is used to be consistent with other vendors' 574 and 574A type specification tables (3) Using internal reference (4) See Controling the ADC574A section for detailed information concerning digital tımıng (5) External loading must be constant during conversion The reference output requires no buffer amplifier with either $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ power supplies

## ORDERING INFORMATION

| Model | Package (DIP) | Temperature Range | Linearity Error, $\max \left(\mathrm{T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\text {MAx }}$ ) |
| :---: | :---: | :---: | :---: |
| ADC574AJP | Plastic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{LSB}$ |
| ADC574AKP | Plastic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB |
| ADC574AJH | Ceramic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $\pm 1$ LSB |
| ADC574AKH | Ceramic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ |
| ADC574ASH | Ceramıc | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1$ LSB |
| ADC574ATH | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 / 2$ LSB |
| BURN-IN SCREENING OPTION <br> See text for details |  |  |  |
| Model | Package (DIP) | Temperature Range | Burn-In Temp. ( 160 Hours) ${ }^{(1)}$ |
| ADC574AJP-BI | Plastic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| ADC574AKP-BI | Plastic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| ADC574AJH-BI | Ceramic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| ADC574AKH-BI | Ceramic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| ADC574ASH-BI | Ceramıc | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| ADC574ATH-BI | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |

NOTE (1) Or equivalent combination of time and temperature

## ABSOLUTE MAXIMUM RATINGS

| $\mathrm{V}_{\mathrm{cc}}$ to Digital Common ............................. 0 to +16.5 V |  |
| :---: | :---: |
|  |  |
| VLocic to Digital Common ................................... 0 to +7 V <br> Analog Common to Digital Common ......................... $\pm 1 \mathrm{~V}$ |  |
|  |  |
| Control Inputs (CE, $\overline{C S}, A_{0}, 12 / \overline{8}, R / \bar{C}$ ) <br> to Digital Common ...................... -0.5 V to $\mathrm{V}_{\text {Logic }}+05 \mathrm{~V}$ |  |
| Analog Inputs (REF IN, BIP OFF., 10V ${ }_{\text {IN }}$ ) to Analog Common $\pm 165 \mathrm{~V}$ |  |
| $20 \mathrm{~V}_{\text {IN }}$ to Analog Common .................................... $\pm 24 \mathrm{~V}$ REF OUT $\ldots \ldots \ldots \ldots \ldots \ldots$....................... Indefinite Short to Common, Momentary Short to $\mathrm{V}_{\mathrm{cc}}$ |  |
|  |  |
| Max Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . $+165^{\circ} \mathrm{C}$ |  |
|  |  |
|  |  |
|  |  |
|  |  |
| CAUTION: These devices are sensitive Appropriate I.C. handling procedures sh | itive to electrostatic discharge. es should be followed. |

## CONNECTION DIAGRAM




## DISCUSSION OF SPECIFICATIONS

## LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale. The zero value is located at an analog input value $1 / 2 \mathrm{LSB}$ before the first code transition $\left(000_{\mathrm{H}}\right.$ to $\left.001_{\mathrm{H}}\right)$. The full-scale value is located at an alog value $3 / 2 \mathrm{LSB}$ beyond the last code transition ( $\mathrm{FFE}_{\mathrm{H}}$ to $\mathrm{FFF}_{\mathrm{H}}$ ) (see Figure 1).
Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of $20 \mathrm{~V}( \pm 10 \mathrm{~V})$, the zero value of -10 V is 2.44 mV below the first code transition $\left(000_{\mathrm{H}}\right.$ to $001_{\mathrm{H}}$ at $\left.-9.99756 \mathrm{~V}\right)$ and the plus full-scale value of +10 V is 7.32 mV above the last code transition ( $\mathrm{FFE}_{\mathrm{H}}$ to $\mathrm{FFF}_{\mathrm{H}}$ at +9.99268 ) (see Table I).

## NO MISSING CODES

## (DIFFERENTIAL LINEARITY ERROR)

A specification which guarantees no missing codes requires that every code combination appear in a mono-tonically-increasing sequence as the analog input is increased throughout the range. Thus, every input code width (quantum) must have a finite width. If an input quantum has a value of zero (a differential linearity error of -1 LSB), a missing code will occur.
ADC574AKP, KH, and TH grades are guaranteed to have no missing codes to 12 -bit resolution over their respective specification temperature ranges.


FIGURE 1. ADC574A Transfer Characteristic Terminology.

## UNIPOLAR OFFSET ERROR

An ADC574A connected for unipolar operation has an analog input range of 0 V to plus full scale. The first output code transition should occur at an analog input value $1 / 2 \mathrm{LSB}$ above 0 V . Unipolar offset error is defined as the deviation of the actual transition value from the ideal value. The unipolar offset temperature coefficient specifies the change of this transition value versus a change in ambient temperature.

TABLE I. Input Voltages, Transition Values, and LSB Values.

| Binary (BIN) Output | Input Voltage Range and LSB Values |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Input Voltage Range | Defined As | $\pm 10 \mathrm{~V}$ | $+5 \mathrm{~V}$ | 0 to +10 V | 0 to +20 V |
| One Least Significant Bit (LSB) | $\begin{aligned} & \frac{\text { FSR }}{2^{n}} \\ & n=8 \\ & n=12 \end{aligned}$ | $\begin{gathered} \frac{20 \mathrm{~V}}{2^{n}} \\ 78.13 \mathrm{mV} \\ 488 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \frac{10 \mathrm{~V}}{2^{n}} \\ 39.06 \mathrm{mV} \\ 244 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \frac{10 \mathrm{~V}}{2^{n}} \\ 3906 \mathrm{mV} \\ 244 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \frac{20 \mathrm{~V}}{2^{n}} \\ 7813 \mathrm{mV} \\ 488 \mathrm{mV} \end{gathered}$ |
| ```Output Transition Values FFE 7FFH}\mathrm{ to 800 H 000H}\mathrm{ to 001H``` | + Full-Scale Calibratıon <br> Midscale Calıbration (Bipolar Offset) Zero Calıbratıon (- Full-Scale Calibration) | $\begin{aligned} & +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ & 0-1 / 2 \mathrm{LSB} \\ & -10 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{aligned}$ | $\begin{gathered} +5 V-3 / 2 L S B \\ 0-1 / 2 L S B \\ -5 V+1 / 2 L S B \end{gathered}$ | $\begin{aligned} & +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ & +5 \mathrm{~V}-1 / 2 \mathrm{LSB} \\ & 0 \text { to }+1 / 2 \mathrm{LSB} \end{aligned}$ | $\begin{aligned} & +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ & \pm 10 \mathrm{~V}-1 / 2 \mathrm{LSB} \\ & 0 \text { to }+1 / 2 \mathrm{LSB} \end{aligned}$ |

## BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset as the first transition value above the minus full-scale value. The ADC574A specification, however, follows the terminology defined for the 574 converter several years ago. Thus, bipolar offset is located near the midscale value of 0 V (bipolar zero) at the output code transition $7 \mathrm{FF}_{\mathrm{H}}$ to $800_{\mathrm{H}}$.
Bipolar offset error for the ADC574A is defined as the deviation of the actual transition value from the ideal transition value located $1 / 2 \mathrm{LSB}$ below 0 V . The bipolar offset temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

## FULL SCALE CALIBRATION ERROR

The last output code transition ( $\mathrm{FFE}_{\mathrm{H}}$ to $\mathrm{FFF}_{\mathrm{H}}$ ) occurs for an analog input value $3 / 2$ LSB below the nominal full-scale value. The full scale calibration error is the deviation of the actual analog value at the last transition point from the ideal value. The full-scale calibration temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

## POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC574A assume the application of the rated power supply voltages of +5 V and $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$. The major effect of power supply voltage deviations from the rated values will be a small change in the full-scale calibration value. This change, of course, results in a proportional change in all code transition values (i.e. a gain error). The specification describes the maximum change in the full-scale calibration value from the initial value for a change in each power supply voltage.

## TEMPERATURE COEFFICIENTS

The temperature coefficients for full-scale calibration, unipolar offset and bipolar offset specify the maximum change from the $+25^{\circ} \mathrm{C}$ value to the value at $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$.

## QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of $\pm 1 / 2$ LSB. This error is a fundamental
property of the quantization process and cannot be eliminated.

## CODE WIDTH (QUANTUM)

Code width, or quantum, is defined as the range of analog input values for which a given otuput code will occur. The ideal code width is ILSB.

## INSTALLATION

## LAYOUT PRECAUTIONS

Analog (pin 9) and digital (pin 15) commons are not connected together internally in the ADC574A, but should be connected together as close to the unit as possible and to an analog common ground plane beneath the converter on the component side of the board. In addition, a wide conductor pattern should run directly from pin 9 to the analog supply common, and a separate wide conductor pattern from pin 15 to the digital supply common. Analog common (pin 9) typically carries +8 mA .
If the single-point system common cannot be established directly at the converter, pin 9 and pin 15 should still be connected together at the converter; a single wide conductor pattern then connects these two pins to the system common. In either case, the common return of the analog input signal should be referenced to pin 9 of the ADC. This prevents any voltage drops that might occur in the power supply common returns from appearing in series with the input signal.
Coupling between analog input and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common.
If external full scale and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC574A as possible. If no trim adjustments are used, the fixed resistors should likewise be as close as possible.

## POWER SUPPLY DECOUPLING

Logic and analog power supplies should be bypassed with $10 \mu \mathrm{~F}$ tantalum type capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

## ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC574A will be driving into a nominal DC input impedance of either $5 \mathrm{k} \Omega$ or $10 \mathrm{k} \Omega$. However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fastsettling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal $\mathrm{D} / \mathrm{A}$ converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/ hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

## RANGE CONNECTIONS

The ADC574A offers four standard input ranges: 0 V to $+10 \mathrm{~V}, 0 \mathrm{~V}$ to $+20 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$. If a 10 V input range is required, the analog input signal should be connected to pin 13 of the converter. A signal requiring a 20 V range is connected to pin 14. In either case the other pin of the two is left unconnected. Full-scale and offset adjustments are described below.
To operate the converter with a $10.24 \mathrm{~V}(2.5 \mathrm{mV}$ LSB) or $20.48 \mathrm{~V}(5 \mathrm{mV}$ LSB) input range, insert a $120 \Omega 1 \%$ metalfilm resistor in series with pin 13 for the 10.24 V range, or a $240 \Omega 1 \%$ metal-film resistor in series with pin 14 for the 20.48 V range. Offset and gain adjustments are still performed as described below. However, you must recalculate full-scale adjustment voltages proportionately. A fixed metal-film resistor can be used because the input impedance of the ADC574A is trimmed to less than $\pm 6 \%$ of the nominal value.

## CALIBRATION

## OPTIONAL EXTERNAL FULL-SCALE AND OFFSET ADJUSTMENTS

Offset and full-scale errors may be trimmed to zero using external offset and full-scale trim potentiometers connected to the ADC574A as shown in Figures 2 and 3 for unipolar and bipolar operation.

## CALIBRATION PROCEDUREUNIPOLAR RANGES

If adjustment of unipolar offset and full scale is not required, replace $R_{2}$ with a $50 \Omega, 1 \%$ metal film resistor and connect pin 12 to pin 9 , omitting the adjustment netwerk.
If adjustment is required, connect the converter as shown in Figure 2. Sweep the input through the endpoint transition voltage $(0 \mathrm{~V}+1 / 2 \mathrm{LSB} ;+1.22 \mathrm{mV}$ for the 10 V range, +2.44 mV for the 20 V range) that causes the output code to be DB0 ON (high). Adjust potentiometer $\mathrm{R}_{1}$ until DB0 is alternately toggling ON and OFF with all other bits OFF. Then adjust full scale by applying an input voltage of nominal full-scale value minus $3 / 2 \mathrm{LSB}$, the value which should cause all bits to be ON. This
value is +9.9963 V for the 10 V range and +19.9927 V for the 20 V range. Adjust potentiometer $\mathrm{R}_{2}$ until bits DB1-DB11 are ON and DB0 is toggling ON and OFF.


FIGURE 2. Unipolar Configuration.

## CALIBRATION PROCEDURE-BIPOLAR RANGES

If external adjustments of full-scale and bipolar offset are not required, the potentiometers may be replaced by $50 \Omega, 1 \%$ metal film resistors.
If adjustments are required, connect the converter as shown in Figure 3. The calibration procedure is similar to that described above for unipolar operation, except that the offset adjustment is performed with an input voltage which is $1 / 2 \mathrm{LSB}$ above the minus full-scale value ( -4.9988 V for the $\pm 5 \mathrm{~V}$ range, -9.9976 V for the $\pm 10 \mathrm{~V}$ range). Adjust $\mathrm{R}_{1}$ for DB0 to toggle ON and OFF with all other bits OFF. To adjust full-scale, apply a DC input signal which is $3 / 2 \mathrm{LSB}$ below the nominal plus full-scale value $(+4.9963 \mathrm{~V}$ for $\pm 5 \mathrm{~V}$ range, +9.9927 V for $\pm 10 \mathrm{~V}$ range) and adjust $\mathrm{R}_{2}$ for DB0 to toggle ON and OFF with all other bits ON.


FIGURE 3. Bipolar Configuration.

## CONTROLLING THE ADC574A

The Burr-Brown ADC574A can be easily interfaced to most microprocessor systems and other digital systems. The microprocessor may take full control of each conversion, or the converter may operate in a stand-alone mode, controlled only by the $\mathrm{R} / \overline{\mathrm{C}}$ input. Full control consists of selecting an 8- or 12 -bit conversion cycle, initiating the conversion, and reading the ouptut data when ready-choosing either 12 bits all at once, or 8 bits followed by 4 bits in a left-justified format. The five control inputs ( $12 / \overline{8}, \overline{\mathrm{CS}}, \mathrm{A}_{0}, \mathrm{R} / \overline{\mathrm{C}}$, and CE ) are all TTL/CMOS-compatible. The functions of the control inputs are described in Table II. The control function truth table is listed in Table III.

TABLE III. Control Input Truth Table.

| $\mathbf{C E}$ | $\overline{\mathbf{C S}}$ | $\mathbf{R} / \overline{\mathbf{C}}$ | $\mathbf{1 2 / 8}$ | $\mathbf{A}_{\circ}$ | Operation |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | X | X | X | X | None |
| X | 1 | X | X | X | None |
| $\uparrow$ | 0 | 0 | X | 0 | Initiate 12-bit conversion |
| $\uparrow$ | 0 | 0 | X | 1 | Initiate 8-bit conversion |
| 1 | $\downarrow$ | 0 | X | 0 | Initiate 12-bit conversion |
| 1 | $\downarrow$ | 0 | X | 1 | Initiate 8-bit conversion |
| 1 | 0 | $\downarrow$ | X | 0 | Initiate 12-bit conversion |
| 1 | 0 | $\downarrow$ | X | 1 | Initiate 8-bit conversion |
| 1 | 0 | 1 | 1 | X | Enable 12-bit output |
| 1 | 0 | 1 | 0 | 0 | Enable 8 MSBs only |
| 1 | 0 | 1 | 0 | 1 | Enable 4 LSBs plus 4 |
|  |  |  |  |  | trailing zeros |

TABLE II. ADC574A Control Line Functions.

| Pin Designation | Definition | Function |
| :---: | :---: | :---: |
| CE (Pin 6) | Chip Enable (active high) | Must be high (" 1 ") to either initiate a conversion or read output data $0-1$ edge may be used to initiate a conversion |
| $\overline{\mathrm{CS}}(\mathrm{Pin} 3)$ | Chip Select (active low) | Must be low ("0") to either initiate a conversion or read output data 1-0 edge may be used to initiate a conversion |
| $R / \bar{C}(\operatorname{Pin} 5)$ | Read/Convert ("1" = read) <br> (" 0 " = convert) | Must be low (" 0 ") to initiate ether 8 or 12 -bit conversions $1-0$ edge may be used to initiate a conversion Must be high ("1") to read output data $0-1$ edge may be used to initiate a read operation |
| $A_{0}(P \backslash n 4)$ | Byte Address Short Cycle | In the start-convert mode, $A_{0}$ selects 8 -bit ( $A_{0}=" 1$ ") or 12-bit ( $A_{0}=" 0$ ") conversion mode When reading output data in two 8 -bit bytes, $A_{0}=" 0$ " accesses 8 MSBs (high byte) and $A_{0}=" 1$ " accesses 4 LSBs and trailing " 0 s" (low byte) |
| 12/8 (Pın 2) | Data Mode Select ( $" 1$ " $=12$ bits) ("0" $=8$ bits) | When reading output data, $12 / \overline{8}=$ " 1 " enables all 12 output bits sımultaneously $12 / \overline{8}=$ " 0 " will enable the MSB's or LSB's as determined by the $A_{0}$ line |

## STAND-ALONE OPERATION

For stand-alone operation, control of the converter is accomplished by a single control line connected to $\mathrm{R} / \overline{\mathrm{C}}$. In this mode $\overline{\mathrm{CS}}$ and $\mathrm{A}_{\circ}$ are connected to digital common and CE and $12 / \overline{8}$ are connected to $\mathrm{V}_{\text {LoGic }}(+5 \mathrm{~V})$. The output data are presented as 12 -bit words. The stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.
Conversion is initiated by a high-to-low transition of $\mathrm{R} / \overline{\mathrm{C}}$. The three-state data output buffers are enabled when $\mathrm{R} / \overline{\mathrm{C}}$ is high and STATUS is low. Thus, there are two possible modes of operation; conversion can be initiated with either positive or negative pulses. In either case the $\mathrm{R} / \overline{\mathrm{C}}$ pulse must remain low for a minimum of 50 ns .
Figure 4 illustrates timing when conversion is initiated by an $\mathrm{R} / \overline{\mathrm{C}}$ pulse which goes low and returns to the high state during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of $\mathrm{R} / \overline{\mathrm{C}}$ and are enabled for external access of the data after completion of the conversion. Figure 5 illustrates the timing when conversion is initiated by a positive $\mathrm{R} / \overline{\mathrm{C}}$ pulse. In this mode the ouptut data from the previous conversion is enabled during the positive portion of $\mathrm{R} / \overline{\mathrm{C}}$. A new conversion is started on the falling edge of $R / \bar{C}$, and the three-state outputs return to


FIGURE 4. R/ $\overline{\mathbf{C}}$ Pulse Low - Outputs Enabled After Conversion.


FIGURE 5. R/ $\overline{\mathbf{C}}$ Pulse High - Outputs Enabled Only While $\mathrm{R} / \overline{\mathrm{C}}$ Is High.
the high-impedance state until the next occurrence of a high $\mathrm{R} / \overline{\mathrm{C}}$ pulse. Table IV lists timing specifications for stand-alone operation.

TABLE IV. Stand-Alone Mode Timing.

| Symbol | Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| thri | Low R/C̄ Pulse Width | 50 |  |  | ns |
| tos | STS Delay from R/C |  |  | 200 | ns |
| thin | Data Valıd After R/C̄ Low | 25 |  |  | ns |
| ths | STS Delay After Data Valid | 300 | 400 | 1000 | ns |
| thar | High R/C̄ Puise Width | 150 |  |  | ns |
| toor | Data Access Time |  |  | 150 | ns |

## FULLY CONTROLLED OPERATION

## Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the $A_{o}$ input, which is latched upon receipt of a conversion start transition (described below). If $\mathbf{A}_{0}$ is latched high, the conversion continues for 8 bits. The full 12-bit conversion will occur if $A_{o}$ is low. If all 12 bits are read following an 8 -bit conversion, the 3LSBs (DB0DB2) will be low (logic 0 ) and DB3 will be high (logic 1). $A_{o}$ is latched because it is also involved in enabling the output buffers. No other control inputs are latched.

## CONVERSION START

The converter is commanded to initiate conversion by a transition occurring on any of three logic inputs ( $C E$, $\overline{\mathrm{CS}}$, and $\mathrm{R} / \overline{\mathrm{C}}$ ) as shown in Table III. Conversion is initiated by the last of the three to reach the required state and thus all three may be dynamically controlled. If necessary, all three may change states simultaneously, and the nominal delay time is the same regardless of which input actually starts conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50 ns prior to the transition of that input. Timing relationships for start of conversion timing are illustrated in Figure 6. The specifications for timing are contained in Table V.


FIGURE 6. Conversion Cycle Timıng.

The STATUS output indicates the current state of the converter by being in a high state only during conversion. During this time the three state output buffers remain in a high-impedance state, and therefore data cannot be read during conversion. During this period additional transitions of the three digital inputs which control conversion will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if $\mathrm{A}_{0}$ changes state after the beginning of conversion, any additional start conversion transition will latch the new state of $A_{o}$, possibly resulting in an incorrect conversion length ( 8 bits vs 12 bits) for that conversion.

TABLE V. Timing Specifications.

| Symbol | Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Convert Mode |  |  |  |  |  |
| tosc | STS delay from CE |  | 60 | 200 | ns |
| thec | CE Pulse width | 50 | 30 |  | ns |
| tssc | $\overline{\mathrm{CS}}$ to CE setup | 50 | 20 |  | ns |
| thsc | $\overline{\mathrm{CS}}$ low during CE high | 50 | 20 |  | ns |
| $\mathrm{t}_{\text {sRC }}$ | R/ $\overline{\mathrm{C}}$ to CE setup | 50 | 0 |  | ns |
| $t_{\text {mri }}$ | R/C̄ low during CE high | 50 | 20 |  | ns |
| $t_{\text {saC }}$ | $A_{0}$ to CE setup | 0 |  |  | ns |
| $\mathrm{t}_{\text {hac }}$ | $A_{0}$ valid during CE high | 50 | 20 |  | ns |
| $\mathrm{t}_{\mathrm{c}}$ | Conversion time, 12 bit cycle | 15 | 20 | 25 | $\mu \mathrm{s}$ |
|  | 8 bit cycle | 10 | 13 | 17 | $\mu \mathrm{s}$ |
| Read Mode |  |  |  |  |  |
| too | Access time from CE |  | 15 | 150 | ns |
| tho | Data valid after CE low | 25 | 35 |  | ns |
| $t_{\text {HL }}$ | Output float delay |  | 100 | 150 | ns |
| $\mathrm{t}_{\text {sse }}$ | $\overline{C S}$ to CE setup | 50 | 0 |  | ns |
| $\mathrm{t}_{\text {SRA }}$ | R/C to CE setup | 0 |  |  | ns |
| $\mathrm{t}_{\text {SAR }}$ | $A_{0}$ to CE setup | 50 | 25 |  | ns |
| thish | $\overline{\mathrm{CS}}$ valid after CE low | 0 |  |  | ns |
| $t_{\text {mar }}$ | R/C̄ high after CE low | 0 |  |  | ns |
| $t_{\text {thar }}$ | $A_{0}$ valid after CE low | 50 |  |  | ns |
| $\mathrm{ths}^{\text {m }}$ | STS delay after data valid | 300 | 400 | 1000 | ns |

[^10]
## READING OUTPUT DATA

After conversion is initiated, the output data buffers remain in a high-impedance state until the following four logic conditions are simultaneously met: $\mathrm{R} / \overline{\mathrm{C}}$ high, STATUS low, CE high, and $\overline{\mathrm{CS}}$ low. Upon satisfaction of these conditions the data lines are enabled according to the state of inputs $12 / \overline{8}$ and $\mathrm{A}_{0}$. See Figure 7 and Table V for timing relationships and specifications.


FIGURE 7. Read Cycle Timing.

In most applications the $12 / \overline{8}$ input will be hard-wired in either the high or low condition, although it is fully TTLand CMOS-compatible and may be actively driven if desired. When $12 / \overline{8}$ is high, all 12 output lines (DB0DB11) are enabled simultaneously for full data word transfer to a 12-bit or 16-bit bus. In this situation the $\mathrm{A}_{\circ}$ state is ignored.

When $12 / \overline{8}$ is low, the data is presented in the form of two 8-bit bytes, with selection of the byte of interest accomplished by the state of $A_{\circ}$ during the read cycle. Connection of the ADC574A to an 8-bit bus for transfer of left-justified data is illustrated in Figure 8. The $A_{o}$ input is usually driven by the least significant bit of the address bus, allowing storage of the output data word in two consecutive memory locations.

When $\mathrm{A}_{0}$ is low, the byte addressed contains the 8MSBs. When $A_{o}$ is high, the byte addressed contains the 4LSBs from the conversion followed by four logic zeros which have been forced by the control logic. The left-justified formats of the two 8-bit bytes are shown in Figure 8. The design of the ADC574A guarantees that the $A_{o}$ input may be toggled at any time with no damage to the converter; the outputs which are tied together as illustrated in Figure 9 cannot be enabled at the same time.
In the majority of applications the read operation will be attempted only after the conversion is complete and the STATUS output has gone low. In those situations requiring the earliest possible access to the data, the read may be started as much as $1.15 \mu \mathrm{~s}$ ( $\mathrm{t}_{\mathrm{DD}} \max +\mathrm{t}_{\mathrm{HS}} \max$ ) before STATUS goes low. Refer to Figure 7 for these timing relationships.

## BURN-IN SCREENING

Burn-in screening is available for both plastic and ceramic package ADC574As. Burn-in duration is 160 hours at the temperature (or equivalent combination of time and temperature) indicated below:

Plastic "-BI" models: $+85^{\circ} \mathrm{C}$
Ceramic "-BI" models: $+125^{\circ} \mathrm{C}$
All units are $100 \%$ electrically tested after burn-in is completed. To order burn-in, add "-BI" to the base model number (e.g., ADC574AKP-BI). See Ordering Information for pricing.

| Word 1 |  |  |  |  |  |  |  |  | Word 2 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Processor | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| Converter | DB11 | DB10 | DB9 | DB8 | DB7 | D86 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | 0 | 0 | 0 | 0 |

FIGURE 8. 12-Bit Data Format for 8-Bit Systems.


FIGURE 9. Connection to an 8-bit Bus.

# Microprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- COMPLETE 12-BIT A/D CONVERTER WITH REFERENCE, CLOCK, AND 8-, 12-, OR 16-BIT MICROPROCESSOR BUS INTERFACE
- IMPROVED PERFORMANCE SECOND SOURCE FOR ADC574A/674A-TYPE A/D CONVERTERS

Conversion Time: $15 \mu \mathrm{~s}$ max
Bus Access Time: 150ns max
$A_{0}$ Input: Bus Contention During Read Operation Eliminated

- FULLY SPECIFIED FOR OPERATION ON $\pm 12 V$ OR $\pm 15 V$ SUPPLIES
- NO MISSING CODES OVER TEMPERATURE:
$0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ : ADC674AJH, KH, JP, KP Grades
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ : ADC674ASH, TH Grades


## DESCRIPTION

The ADC674A is a 12 -bit successive approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die customdesigned for freedom from latch-up and for optimum AC performance. It is complete with a self-contained
+10 V reference, internal clock, digital interface for microprocessor control, and three-state outputs.
The reference circuit, containing a buried zener, is laser-trimmed for minimum temperature coefficient. The clock oscillator is current-controlled for excellent stability over temperature. Full-scale and offset errors may be externally trimmed to zero. Internal scaling resistors are provided for the selection of analog input signal ranges of 0 V to $+10 \mathrm{~V}, 0 \mathrm{~V}$ to $+20 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$.

The converter may be externally programmed to provide 8 - or 12 -bit resolution. The conversion time for 12 bits is factory set for $15 \mu \mathrm{~s}$ maximum.
Output data are available in a parallel format from TTL-compatible three-state output buffers. Output data are coded in straight binary for unipolar input signals and bipolar offset binary for bipolar input signals.
The ADC674A, available in both industrial and military temperature ranges, requires supply voltages of +5 V and $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$. It is packaged in a 28-pin plastic DIP, or hermetic side-brazed ceramic DIP.


[^11]
## SPECIFICATIONS

ELECTRICAL
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ or $+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-12 \mathrm{~V}$ or $-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{LOGIC}}=+5 \mathrm{~V}$ unless otherwise specified.


ELECTRICAL (CONT)
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ or $+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-12 \mathrm{~V}$ or $-15 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$ unless otherwise specified

| MODEL | ADC674AJP, ADC674AJH, ADC674ASH |  |  | ADC674AKP, ADC674AKH, ADC674ATH |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |
|  | $\begin{gathered} +114 \\ -114 \\ +45 \end{gathered}$ | $\begin{gathered} 35 \\ 15 \\ 9 \\ 325 \end{gathered}$ | $\begin{gathered} +165 \\ -165 \\ +55 \\ 5 \\ 20 \\ 15 \\ 450 \end{gathered}$ | * | * | $*$ $*$ $*$ $*$ $*$ $*$ $*$ | V <br> V <br> V <br> mA <br> mA <br> mA <br> mW |
| TEMPERATURE RANGE (Ambient $T_{\text {min }}, T_{\text {max }}$ ) |  |  |  |  |  |  |  |
| Specification J, K Grades <br> S, T Grades <br> Storage | $\begin{gathered} 0 \\ -55 \\ -65 \\ \hline \end{gathered}$ |  | $\begin{array}{r} +75 \\ +125 \\ +150 \\ \hline \end{array}$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Same specification as ADC674AJP, AJH, ASH.
NOTES (1) With fixed $50 \Omega$ resistor from REF OUT to REF IN This parameter is also adjustable to zero at $+25^{\circ} \mathrm{C}$ (see Optional External Full Scale and Offset Adjustments section) (2) FS in this specification table means Full Scale Range That is, for a $\pm 10 \mathrm{~V}$ input range, FS means 20 V , for a 0 to +10 V range, FS means 10 V The term Full Scale for these specifications instead of Full-Scale Range is used to be consistent with other vendors' 674A type specification tables (3) Using internal reference (4) See Controlling the ADC674A section for detailed information concernıng dıgıtal tımıng (5) External loading must be constant during conversion
The reference output requires no buffer amplifier with either $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ power supplies
ORDERING INFORMATION

| Model | Package <br> (DIP) | Temperature <br> Range | Linearity Error, <br> max (TMIN to $\mathbf{T}_{\text {Max }}$ ) |
| :--- | :---: | :---: | :---: |
| ADC674AJP | Plastic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{LSB}$ |
| ADC674AKP | Plastic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ |
| ADC674AJH | Ceramic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{LSB}$ |
| ADC674AKH | Ceramic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ |
| ADC674ASH | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{LSB}$ |
| ADC674ATH | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\pm 1 \mathrm{LSB}$ |

BURN-IN SCREENING OPTION
See text for details.

| Model | Package <br> (DIP) | Temperature <br> Range | Burn-In Temp. <br> $(160 \text { Hours) })^{11)}$ |
| :--- | :---: | :---: | :---: |
| ADC674AJP-BI | Plastıc | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| ADC674AKP-BI | Plastic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| ADC674AJH-BI | CeramıC | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| ADC674AKH-BI | Ceramic | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| ADC674ASH-BI | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| ADC674ATH-BI | Ceramic | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |

NOTE (1) Or equivalent combination of time and temperature

## ABSOLUTE MAXIMUM RATINGS

|  <br> CAUTION: These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed. |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

CONNECTION DIAGRAM




## DISCUSSION OF SPECIFICATIONS

## LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale. The zero value is located at an analog input value $1 / 2 \mathrm{LSB}$ before the first code transition $\left(000_{\mathrm{H}}\right.$ to $\left.001_{\mathrm{H}}\right)$. The full-scale value is located at an alog value 3/2LSB beyond the last code transition ( $\mathrm{FFE}_{\mathrm{H}}$ to $\mathrm{FFF}_{\mathrm{H}}$ ) (see Figure 1).
Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of $20 \mathrm{~V}( \pm 10 \mathrm{~V})$, the zero value of -10 V is 2.44 mV below the first code transition $\left(000_{\mathrm{H}}\right.$ to $001_{\mathrm{H}}$ at $\left.-9.99756 \mathrm{~V}\right)$ and the plus full-scale value of +10 V is 7.32 mV above the last code transition ( $\mathrm{FFE}_{\mathrm{H}}$ to $\mathrm{FFF}_{\mathrm{H}}$ at +9.99268 ) (see Table I).

## NO MISSING CODES (DIFFERENTIAL LINEARITY ERROR)

A specification which guarantees no missing codes requires that every code combination appear in a mono-tonically-increasing sequence as the analog input is increased throughout the range. Thus, every input code width (quantum) must have a finite width. If an input quantum has a value of zero (a differential linearity error of $-1 L S B$ ), a missing code will occur.
ADC674AKP, KH, and TH grades are guaranteed to have no missing codes to 12 -bit resolution over their respective specification temperature ranges.


FIGURE 1. ADC674A Transfer Characteristic Terminology.

## UNIPOLAR OFFSET ERROR

An ADC674A connected for unipolar operation has an analog input range of 0 V to plus full scale. The first output code transition should occur at an analog input value $1 / 2 \mathrm{LSB}$ above 0 V . Unipolar offset error is defined as the deviation of the actual transition value from the ideal value. The unipolar offset temperature coefficient specifies the change of this transition value versus a change in ambient temperature.

TABLE I. Input Voltages, Transition Values, and LSB Values.

| Binary (BIN) Output | Input Voltage Range and LSB Values |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Input Voltage Range | Defined As. | $\pm 10 \mathrm{~V}$ | $+5 \mathrm{~V}$ | 0 to +10 V | 0 to +20 V |
| One Least Signıficant Bit (LSB) | $\begin{gathered} \frac{\text { FSR }}{2^{n}} \\ n=8 \\ n=12 \end{gathered}$ | $\begin{gathered} \frac{20 V}{2^{n}} \\ 7813 \mathrm{mV} \\ 488 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \frac{10 \mathrm{~V}}{2^{n}} \\ 3906 \mathrm{mV} \\ 2.44 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \frac{10 \mathrm{~V}}{2^{n}} \\ 3906 \mathrm{mV} \\ 244 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \frac{20 \mathrm{~V}}{2^{n}} \\ 7813 \mathrm{mV} \\ 488 \mathrm{mV} \end{gathered}$ |
| Output Transition Values <br> $\mathrm{FFE}_{\mathrm{H}}$ to $\mathrm{FFF}_{\mathrm{H}}$ <br> $7 \mathrm{FF}_{\mathrm{H}}$ to $800_{\mathrm{H}}$ <br> $000_{H}$ to $001_{H}$ | $\begin{aligned} & \quad \text { + Full-Scale Calıbration } \\ & \text { Mıdscale Calibration (Bipolar Offset) } \\ & \text { Zero Calıbration (- Full-Scale Calibration) } \end{aligned}$ | $\begin{aligned} & +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ & 0-1 / 2 \mathrm{LSB} \\ & -10 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{aligned}$ | $\begin{aligned} & +5 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ & 0-1 / 2 \mathrm{LSB} \\ & -5 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{aligned}$ | $\begin{aligned} & +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ & +5 \mathrm{~V}-1 / 2 \mathrm{LSB} \\ & 0 \text { to }+1 / 2 \mathrm{LSB} \end{aligned}$ | $\begin{gathered} +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ \pm 10 \mathrm{~V}-1 / 2 \mathrm{LSB} \\ 0 \text { to }+1 / 2 \mathrm{LSB} \end{gathered}$ |

## BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset as the first transition value above the minus full-scale value. The ADC674A specification, however, follows the terminology defined for the 574 converter several years ago. Thus, bipolar offset is located near the midscale value of 0 V (bipolar zero) at the output code transition $7 \mathrm{FF}_{\mathrm{H}}$ to $800_{\mathrm{H}}$.
Bipolar offset error for the ADC674A is defined as the deviation of the actual transition value from the ideal transition value located $1 / 2 \mathrm{LSB}$ below 0 V . The bipolar offset temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

## FULL SCALE CALIBRATION ERROR

The last output code transition ( $\mathrm{FFE}_{\mathrm{H}}$ to $\mathrm{FFF}_{\mathrm{H}}$ ) occurs for an analog input value $3 / 2$ LSB below the nominal full-scale value. The full scale calibration error is the deviation of the actual analog value at the last transition point from the ideal value. The full-scale calibration temperature coefficient specifies the maximum change of the code transition value versus a change in ambient temperature.

## POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC674A assume the application of the rated power supply voltages of +5 V and $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$. The major effect of power supply voltage deviations from the rated values will be a small change in the full-scale calibration value. This change, of course, results in a proportional change in all code transition values (i.e. a gain error). The specification describes the maximum change in the full-scale calibration value from the initial value for a change in each power supply voltage.

## TEMPERATURE COEFFICIENTS

The temperature coefficients for full-scale calibration, unipolar offset and bipolar offset specify the maximum change from the $+25^{\circ} \mathrm{C}$ value to the value at $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$.

## QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of $\pm 1 / 2 \mathrm{LSB}$. This error is a fundamental
property of the quantization process and cannot be eliminated.

## CODE WIDTH (QUANTUM)

Code width, or quantum, is defined as the range of analog input values for which a given output code will occur. The ideal code width is 1LSB.

## INSTALLATION

## LAYOUT PRECAUTIONS

Analog (pin 9) and digital (pin 15) commons are not connected together internally in the ADC674A, but should be connected together as close to the unit as possible and to an analog common ground plane beneath the converter on the component side of the board. In addition, a wide conductor pattern should run directly from pin 9 to the analog supply common, and a separate wide conductor pattern from pin 15 to the digital supply common. Analog common (pin 9 ) typically carries +8 mA .
If the single-point system common cannot be established directly at the converter, pin 9 and pin 15 should still be connected together at the converter; a single wide conductor pattern then connects these two pins to the system common. In either case, the common return of the analog input signal should be referenced to pin 9 of the ADC. This prevents any voltage drops that might occur in the power supply common returns from appearing in series with the input signal.
Coupling between analog input and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common.
If external full scale and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC674A as possible. If no trim adjustments are used, the fixed resistors should likewise be as close as possible.

## POWER SUPPLY DECOUPLING

Logic and analog power supplies should be bypassed with $10 \mu \mathrm{~F}$ tantalum type capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

## ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC674A will be driving into a nominal DC input impedance of either $5 \mathrm{k} \Omega$ or $10 \mathrm{k} \Omega$. However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fastsettling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal D/A converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/ hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

## RANGE CONNECTIONS

The ADC674A offers four standard input ranges: 0 V to $+10 \mathrm{~V}, 0 \mathrm{~V}$ to $+20 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$. If a 10 V input range is required, the analog input signal should be connected to pin 13 of the converter. A signal requiring a 20 V range is connected to pin 14. In either case the other pin of the two is left unconnected. Full-scale and offset adjustments are described below.
To operate the converter with a $10.24 \mathrm{~V}(2.5 \mathrm{mV}$ LSB) or 20.48 V ( 5 mV LSB) input range, insert a $120 \Omega 1 \%$ metalfilm resistor in series with pin 13 for the 10.24 V range, or a $240 \Omega 1 \%$ metal-film resistor in series with pin 14 for the 20.48 V range. Offset adjustments are still performed as described below. A fixed metal-film resistor can be used because the input impedance of the ADC674A is trimmed to typically less than $\pm 2 \%$ of the nominal value.

## CALIBRATION

## OPTIONAL EXTERNAL FULL-SCALE AND OFFSET ADJUSTMENTS

Offset and full-scale errors may be trimmed to zero using external offset and full-scale trim potentiometers connected to the ADC674A as shown in Figures 2 and 3 for unipolar and bipolar operation.

## CALIBRATION PROCEDUREUNIPOLAR RANGES

If adjustment of unipolar offset and full scale is not required, replace $R_{2}$ with a $50 \Omega, 1 \%$ metal film resistor and connect pin 12 to pin 9 , omitting the adjustment network.
If adjustment is required, connect the converter as shown in Figure 2. Sweep the input through the endpoint transition voltage ( $0 \mathrm{~V}+1 / 2 \mathrm{LSB} ;+1.22 \mathrm{mV}$ for the 10 V range, +2.44 mV for the 20 V range) that causes the output code to be DB0 ON (high). Adjust potentiometer $\mathrm{R}_{1}$ until DB0 is alternately toggling ON and OFF with all other bits OFF. Then adjust full scale by applying an input voltage of nominal full-scale value minus $3 / 2 \mathrm{LSB}$, the value which should cause all bits to be ON. This value is +9.9963 V for the 10 V range and +19.9927 V for
the 20 V range. Adjust potentiometer $\mathrm{R}_{2}$ until bits DB1DB1l are ON and DB0 is toggling ON and OFF.


FIGURE 2. Unipolar Configuration.

## CALIBRATION PROCEDURE—BIPOLAR RANGES

If external adjustments of full-scale and bipolar offset are not required, the potentiometers may be replaced by $50 \Omega, 1 \%$ metal film resistors.
If adjustments are required, connect the converter as shown in Figure 3. The calibration procedure is similar to that described above for unipolar operation, except that the offset adjustment is performed with an input voltage which is $1 / 2 \mathrm{LSB}$ above the minus full-scale value ( -4.9988 V for the $\pm 5 \mathrm{~V}$ range, -9.9976 V for the $\pm 10 \mathrm{~V}$ range). Adjust $\mathrm{R}_{1}$ for DB0 to toggle ON and OFF with all other bits OFF. To adjust full-scale, apply a DC input signal which is $3 / 2 \mathrm{LSB}$ below the nominal plus full-scale value $(+4.9963 \mathrm{~V}$ for $\pm 5 \mathrm{~V}$ range, +9.9927 V for $\pm 10 \mathrm{~V}$ range) and adjust $\mathrm{R}_{2}$ for DB0 to toggle ON and OFF with all other bits ON.


FIGURE 3. Bipolar Configuration.

## CONTROLLING THE ADC674A

The Burr-Brown ADC674A can be easily interfaced to most microprocessor systems and other digital systems. The microprocessor may take full control of each conversion, or the converter may operate in a stand-alone mode, controlled only by the $\mathrm{R} / \overline{\mathrm{C}}$ input. Full control consists of selecting an 8 - or 12 -bit conversion cycle, initiating the conversion, and reading the ouptut data when ready-choosing either 12 bits all at once, or 8 bits followed by 4 bits in a left-justified format. The five control inputs ( $12 / \overline{8}, \overline{\mathrm{CS}}, \mathrm{A}_{0}, \mathrm{R} / \overline{\mathrm{C}}$, and CE ) are all TTL/CMOS-compatible. The functions of the control inputs are described in Table II. The control function truth table is listed in Table III.

TABLE III. Control Input Truth Table.

| $\mathbf{C E}$ | $\overline{\mathbf{C S}}$ | $\mathbf{R} / \overline{\mathbf{C}}$ | $\mathbf{1 2 / 8}$ | $\mathbf{A}_{0}$ | Operation |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | X | X | X | X | None |
| X | 1 | X | X | X | None |
| $\uparrow$ | 0 | 0 | X | 0 | Initiate 12-bit conversion |
| $\uparrow$ | 0 | 0 | X | 1 | Initiate 8-bit conversion |
| 1 | $\downarrow$ | 0 | X | 0 | Initate 12-bit conversion |
| 1 | $\downarrow$ | 0 | X | 1 | Initiate 8-bit conversion |
| 1 | 0 | $\downarrow$ | X | 0 | Initiate 12-bit conversion |
| 1 | 0 | $\downarrow$ | X | 1 | Initiate 8-bit conversion |
| 1 | 0 | 1 | 1 | X | Enable 12-bit output |
| 1 | 0 | 1 | 0 | 0 | Enable 8 MSBs only |
| 1 | 0 | 1 | 0 | 1 | Enable 4 LSBs plus 4 |
|  |  |  |  |  | trailing zeros |

TABLE II. ADC674A Control Line Functions.

| Pin Designation | Definition | Function |
| :---: | :---: | :---: |
| CE (Pın 6) | Chip Enable (active high) | Must be high (" 1 ") to either initiate a conversion or read output data 0-1 edge may be used to initiate a conversion |
| $\overline{C S}(P \cap \cap 3)$ | Chip Select (active low) | Must be low ("0") to either initiate a conversion or read output data 1-0 edge may be used to initiate a conversion |
| $R / \bar{C}(P \backslash 5)$ | $\begin{aligned} & \text { Read/Convert } \\ & (" 1 "=\text { read }) \\ & \text { ("0" }=\text { convert }) \end{aligned}$ | Must be low ("0") to initiate either 8 or 12 -bit conversions $1-0$ edge may be used to initiate a conversion Must be high ("1") to read output data 0-1 edge may be used to initiate a read operation |
| $A_{0}(P \backslash n 4)$ | Byte Address Short Cycle | In the start-convert mode, $A_{0}$ selects 8 -bit ( $A_{0}=" 1$ ") or 12-bit ( $A_{0}=$ " 0 ") conversion mode. When reading output data in two 8 -bit bytes, $\mathrm{a}_{0}=$ " 0 " accesses 8 MSBs (high byte) and $\mathrm{A}_{0}=" 1$ " accesses 4 LSBs and trailing " 0 s " (low byte) |
| 12/8 $(P \not P 2)$ | Data Mode Select ("1" = 12 bits) (" 0 " $=8$ bits) | When reading output data, $12 / \overline{8}-" 1$ " enables all 12 output bits simultaneously $12 / \overline{8}=$ " 0 " will enable the MSB's or LSB's as determined by the $A_{0}$ line |

## STAND-ALONE OPERATION

For stand-alone operation, control of the converter is accomplished by a single control line connected to $R / \overline{\mathrm{C}}$. In this mode $\overline{\mathrm{CS}}$ and $\mathrm{A}_{0}$ are connected to digital common and CE and $12 / \overline{8}$ are connected to $\mathrm{V}_{\text {LOGIC }}(+5 \mathrm{~V})$. The output data are presented as 12 -bit words. The stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.
Conversion is initiated by a high-to-low transition of $\mathrm{R} / \overline{\mathrm{C}}$. The three-state data output buffers are enabled when $\mathrm{R} / \overline{\mathrm{C}}$ is high and STATUS is low. Thus, there are two possible modes of operation; conversion can be initiated with either positive or negative pulses. In either case the $\mathrm{R} / \overline{\mathrm{C}}$ pulse must remain low for a minimum of 50nsec.
Figure 4 illustrates timing when conversion is initrated by an $\mathrm{R} / \overline{\mathrm{C}}$ pulse which goes low and returns to the high state during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of $R / \bar{C}$ and are enabled for external access of the data after completion of the conversion. Figure 5 illustrates the timing when conversion is initiated by a positive $\mathrm{R} / \overline{\mathrm{C}}$ pulse. In this mode the output data from the previous conversion is enabled during the positive portion of $R / C$. A new conversion is started on the falling edge of $R / \bar{C}$, and the three-state outputs return to


FIGURE 4. R/ $\overline{\mathrm{C}}$ Pulse Low - Outputs Enabled After Conversion.


FIGURE 5. R/敲 Pulse High - Outputs Enabled Only While R/ $\bar{C}$ Is High.
the high-impedance state until the next occurrence of a high $\mathrm{R} / \overline{\mathrm{C}}$ pulse. Timing specifications for stand-alone operation are listed in Table IV.

TABLE IV. Stand-Alone Mode Timing.

| Symbol | Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| thal | Low R/C̄ Puise Width | 50 |  |  | ns |
| tos | STS Delay from R/C |  |  | 200 | ns |
| thor | Data Valıd After R/C̄ Low | 25 |  |  | ns |
| ths | STS Delay After Data Valid | 300 | 400 | 1000 | ns |
| $\mathrm{thah}^{\text {then }}$ | High R/C̄ Pulse Width | 150 |  |  | ns |
| $t_{\text {DDA }}$ | Data Access Time |  |  | 150 | ns |

## FULLY CONTROLLED OPERATION

## Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the $A_{0}$ input, which is latched upon receipt of a conversion start transition (described below). If $A_{o}$ is latched high, the conversion continues for 8 bits. The full 12-bit conversion will occur if $A_{o}$ is low. If all 12 bits are read following an 8 -bit conversion, the 3LSBs (DB0DB2) will be low (logic 0 ) and DB3 will be high (logic 1). $A_{0}$ is latched because it is also involved in enabling the output buffers. No other control inputs are latched.

## CONVERSION START

The converter is commanded to initiate conversion by a transition occurring on any of three logic inputs (CE, $\overline{\mathrm{CS}}$, and $\mathrm{R} / \overline{\mathrm{C}}$ ) as shown in Table III. Conversion is initiated by the last of the three to reach the required state and thus all three may be dynamically controlled. If necessary, all three may change states simultaneously, and the nominal delay time is the same regardless of which input actually starts conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50 nsec prior to the transition of that input. Timing relationships for start of conversion timing are illustrated in Figure 6. The specifications for timing are contained in Table V.


FIGURE 6. Conversion Cycle Timing.

The STATUS output indicates the current state of the converter by being in a high state only during conversion. During this time the three state output buffers remain in a high-impedance state, and therefore data cannot be read during conversion. During this period additional transitions of the three digital inputs which control conversion will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if $A_{o}$ changes state after the beginning of conversion, any additional start conversion transition will latch the new state of $A_{o}$, possibly resulting in an incorrect conversion length ( 8 bits vs 12 bits) for that conversion.

TABLE V. Timing Specifications.

| Symbol | Parameter | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Convert Mode <br> tosc <br> $t_{\text {Hec }}$ <br> tssc <br> $t_{\text {HSC }}$ <br> $t_{\text {SAC }}$ <br> $t_{\text {HRC }}$ <br> $t_{\text {SAC }}$ <br> $t_{\text {HAC }}$ <br> $t_{c}$ | STS delay from CE <br> CE Pulse width <br> $\overline{\mathrm{CS}}$ to CE setup <br> $\overline{\mathrm{CS}}$ low during CE high <br> R/C̄ to CE setup <br> $R / \bar{C}$ low during $C E$ high <br> $A_{0}$ to CE setup <br> $A_{0}$ valid during CE high <br> Conversion time, 12 bit cycle 8 bit cycle | $\begin{array}{r} 50 \\ 50 \\ 50 \\ 50 \\ 50 \\ 0 \\ 50 \\ 9 \\ 6 \end{array}$ | $\begin{array}{r} 60 \\ 30 \\ 20 \\ 20 \\ 0 \\ 20 \\ \\ 20 \\ 12 \\ 8 \\ \hline \end{array}$ | $200$ $15$ $10$ | ns ns ns ns ns ns ns ns $\mu \mathrm{s}$ $\mu \mathrm{s}$ |
| Read Mode tod $_{\text {D }}$ $t_{\text {HD }}$ $t_{\text {HL }}$ $t_{\text {SSR }}$ $t_{\text {SRR }}$ $t_{\text {SAR }}$ $t_{\text {HSR }}$ $t_{\text {HRR }}$ $t_{\text {HAR }}$ $t_{\text {HS }}$ | Access time from CE <br> Data valid after CE Iow <br> Output float delay <br> $\overline{\mathrm{CS}}$ to CE setup <br> R/C̄ to CE setup <br> $A_{0}$ to CE setup <br> $\overline{\mathrm{CS}}$ valid after CE low <br> R/C̄ high after CE low <br> $A_{0}$ valid after CE low <br> STS delay after data valıd | $\begin{array}{r} 25 \\ 50 \\ 0 \\ 50 \\ 0 \\ 0 \\ 50 \\ 100 \end{array}$ | $\begin{array}{r} 75 \\ 35 \\ 100 \\ 0 \\ 25 \\ \\ \\ 300 \end{array}$ | 150 <br> 150 <br> 600 | ns <br> ns <br> ns ns ns ns ns ns ns ns |

NOTE Specifications are at $+25^{\circ} \mathrm{C}$ and measured at $50 \%$ level of transitions

## READING OUTPUT DATA

After conversion is initiated, the output data buffers remain in a high-impedance state until the following four logic conditions are simultaneously met: $\mathrm{R} / \overline{\mathrm{C}}$ high, STATUS low, CE high, and $\overline{\mathrm{CS}}$ low. Upon satisfaction of these conditions the data lines are enabled according to the state of inputs $12 / \overline{8}$ and $\mathrm{A}_{\mathrm{o}}$. See Figure 7 and Table $V$ for timing relationships and specifications.


FIGURE 7. Read Cycle Timing.

In most applications the $12 / \overline{8}$ input will be hard-wired in either the high or low condition, although it is fully TTLand CMOS-compatible and may be actively driven if desired. When $12 / \overline{8}$ is high, all 12 output lines (DB0 DB11) are enabled simultaneously for full data word transfer to a 12-bit or 16-bit bus. In this situation the $\mathrm{A}_{*}$ state is ignored.

When $12 / \overline{8}$ is low, the data is presented in the form of two 8-bit bytes, with selection of the byte of interest accomplished by the state of $A_{0}$ during the read cycle. Connection of the ADC674A to an 8-bit bus for transfer of left-justified data is illustrated in Figure 9. The $\mathrm{A}_{\mathrm{o}}$ input is usually driven by the least significant bit of the address bus, allowing storage of the output data word in two consecutive memory locations.
When $\mathrm{A}_{\mathrm{o}}$ is low, the byte addressed contains the 8MSBs. When $A_{*}$ is high, the byte addressed contains the 4LSBs from the conversion followed by four logic zeros which have been forced by the control logic. The left-justified formats of the two 8-bit bytes are shown in Figure 8. The design of the ADC674A guarantees that the $A_{o}$ input may be toggled at any time with no damage to the converter; the outputs which are tied together as illustrated in Figure 9 cannot be enabled at the same time.
In the majority of applications the read operation will be attempted only after the conversion is complete and the STATUS output has gone low. In those situations requiring the earliest possible access to the data, the read may be started as much as $750 \mathrm{nsec}\left(\mathrm{t}_{\mathrm{DD}} \max +\mathrm{t}_{\mathrm{HS}} \max \right)$ before STATUS goes low. Refer to Figure 7 for these timing relationships.

## BURN-IN SCREENING

Burn-in screening is available for both plastic and ceramic package ADC674As. Burn-in duration is 160 hours at the temperature (or equivalent combination of time and temperature) indicated below:

Plastic "-BI" models: $+85^{\circ} \mathrm{C}$
Ceramic "-BI" models: $+125^{\circ} \mathrm{C}$
All units are $100 \%$ electrically tested after burn-in is completed. To order burn-in, add "-BI" to the base model number (e.g., ADC674AKP-BI). See Ordering Information for pricing.

| Processor | Word 1 |  |  |  |  |  |  |  | Word 2 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| Converter | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | 0 | 0 | 0 | 0 |

FIGURE 8. 12-Bit Data Format for 8-Bit Systems.


FIGURE 9. Connection to an 8-bit Bus.

BURR-BROWN ${ }^{\text {® }}$ $\square \square$

# 16-Bit Resolution A/D CONVERTER With Microprocessor Interface 

## FEATURES

- COMPLETE WITH REFERENCE, CLOCK, 8-BIT PORT MICROPROCESSOR INTERFACE
- OUTPUT BUFFER LATCH FOR IMPROVED INTERFACE TIMING FLEXIBILITY
- CONVERSION TIME: $15 \mu \mathrm{~s}$ max $\left(0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C},-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ); $20 \mu \mathrm{~s}$ max ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )
- LINEARITY ERROR: $\pm 0.003 \%$ FSR $\max$ (K, S Grades)
- NO MISSING CODES TO 14 BITS OVER TEMPERATURE (K, S Grades)
- SPECIFIED OPERATION AT $\pm 12 \mathrm{~V}$ AND $\pm 15 \mathrm{~V}$ POWER SUPPLIES
- PARALLEL AND SERIAL DATA OUTPUT
- SMALL PACKAGE: 28-Pin DIP


## DESCRIPTION

ADC700 is a 16-bit resolution successive approximation analog-to-digital converter. It is complete with a self-contained reference, internal clock and complete digital interface, including output data latch and threestate output drivers for operation with microprocessors and microcontrollers.
The reference circuit, containing a buried zener, is lasertrimmed for minimum temperature coefficient. The clock oscillator is current-controlled for excellent stability over temperature. Gain and Zero errors may be externally trimmed to zero. Internal scaling resistors are provided for selection of analc ; input ranges of 0 V to $+5 \mathrm{~V}, 0 \mathrm{~V}$ to $+10 \mathrm{~V}, 0 \mathrm{~V}$ to $+20 \mathrm{~V}, \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$.

Conversion time is factory set at for $15 \mu \mathrm{~s}$ max over temperature for a 16-bit conversion over the industrial

## APPLICATIONS

- PRECISION CONTROL
- HIGH-RESOLUTION DATA ACQUISITION
- MICROPROCESSOR-DRIVEN DATA ACQUISITION SYSTEMS
- WAVEFORM ANALYSIS INSTRUMENTATION

temperature range, $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; 20 \mu \mathrm{~s} \max$ for the military temperature range.

After a conversion is complete, output data is stored in a latch separate from the successive approximation logic. This permits starting the next conversion before the data from the previous conversion is read. Data is available in two 8 -bit bytes from TTL-compatible three-state output drivers. Output data is coded in Straight Binary for unipolar input signals and Bipolar Offset Binary or Twos Complement for bipolar input signals. BOB or BTC is selected by a logic function available on one of the pins.
The ADC700, available in commercial, industrial, and military temperature ranges, requires supply voltages of $+5 \mathrm{~V}, \pm 12 \mathrm{~V}$, or $\pm 15 \mathrm{~V}$. It is packaged in a hermetic 28 -pin side-braze ceramic DIP.

SPECIFICATIONS
$T_{A}=25^{\circ} \mathrm{C}$ and at rated supplies: $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V},+\mathrm{V}_{\mathrm{cc}}=+12 \mathrm{~V}$ or $+15 \mathrm{~V},-\mathrm{V}_{\mathrm{cc}}=-12 \mathrm{~V}$ or -15 V unless otherwise noted.

| MODEL | ADC700JH/AH/RH |  |  | ADC700KH/BH/SH |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETERS | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| RESOLUTION |  |  | 16 |  |  | * | BITS |
| ANALOG INPUTS <br> Voltage Ranges Bipolar Unipolar Impedance (Direct Input) 0 V to $+5 \mathrm{~V}, \pm 2.5 \mathrm{~V}$ 0 V to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$ 0 V to $+20 \mathrm{~V}, \pm 10 \mathrm{~V}$ |  | $\begin{aligned} & \pm 2.5, \pm 5, \pm 1 \\ & 5,0 \text { to }+10,0 \\ & \begin{array}{c} 2.5 \pm 1 \% \\ 5 \pm 1 \% \\ 10 \pm 1 \% \end{array} \end{aligned}$ | +20 |  | * |  | $\begin{aligned} & v \\ & v \\ & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| DIGITAL SIGNALS (Over Specification <br> Inputs $\begin{aligned} & \text { Logic Levels }^{(1)} \\ & V_{11} \\ & V_{1 H} \\ & I_{1 H}\left(V_{1}=+2.7 \mathrm{~V}\right) \\ & I_{H}\left(V_{1}=+0.4 \mathrm{~V}\right) \end{aligned}$ <br> Outputs <br> Logic Levels $\begin{aligned} & v_{Q_{\alpha}}\left(I_{a}=-1.6 \mathrm{~mA}\right) \\ & v_{O H}\left(I_{O H}=+20 \mathrm{uA}\right) \end{aligned}$ | Temper <br> $+2.0$ <br> 0 <br> $+2.4$ | e Range) | $\begin{aligned} & +5.5 \\ & +0.8 \\ & \pm 10 \\ & \pm 20 \\ & +0.4 \end{aligned}$ |  | , |  | V V $\mu A$ $\mu \mathrm{A}$ $\begin{aligned} & \mathbf{v} \\ & \mathbf{v} \end{aligned}$ |
| TRAMSFER CHARACTERISTICS |  |  |  |  |  |  |  |
| ACCURACY <br> Linearity Error Differential Linearity Error <br> Gain Error ${ }^{(3)}$ <br> Zero Error ${ }^{(3)}$ <br> Bipolar Zero <br> Unipolar Zero <br> Inherent Quantization Error <br> Noise at Transitions (3 $3 \mathrm{p}-\mathrm{p}$ ) <br> Power Supply Sensitivity $\begin{gathered} +V_{c C} \\ -V_{c C} \\ V_{D D} \end{gathered}$ |  | $\begin{gathered} \pm 0.003 \\ \pm 0.1 \\ \pm 0.1 \\ \pm 0.05 \\ \pm 1 / 2 \\ \pm 0.001 \\ \\ \pm 0.0015 \\ \pm 0.0015 \\ \pm 0.0001 \end{gathered}$ | $\begin{gathered} \pm 0.003 \\ \pm 0.2 \\ \pm 0.2 \\ \pm 0.1 \end{gathered}$ |  | $\pm 0.0015$ | $\pm 0.003$ | $\%$ of FSR ${ }^{(2)}$ <br> \% of FSR <br> \% <br> \% of FSR <br> $\%$ of FSR <br> LSB <br> \% of FSR <br> \%FSR/ $\% \mathrm{~V}_{\text {cc }}$ <br> $\%$ FSR/ $\% \mathrm{~V}_{\text {cc }}$ <br> $\% F S R / \% V_{D D}$ |
| CONVERSION TIME 16-bits |  |  | 15 |  |  | 20 | $\mu s$ |
| WARM-UP TIME | 5 |  |  | * |  |  | min |
| DRIFT (Over Specification Temperature <br> Gain Drift <br> Zero Drift <br> Bipolar Zero <br> Unipolar Zero <br> Linearity Drift |  | $\begin{aligned} & \pm 8 \\ & \pm 5 \\ & \pm 2 \\ & \pm 1 \end{aligned}$ |  |  | * |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> ppm of FSR ${ }^{\circ} \mathrm{C}$ <br> ppm of FSR ${ }^{\circ} \mathrm{C}$ <br> ppm of FSR/ $/{ }^{\circ} \mathrm{C}$ |
| OUTPUT |  |  |  |  |  |  |  |
| DATA CODES ${ }^{(4)}$ <br> Unipolar Parallel Bipolar Parallel ${ }^{(5)}$ Serial Output (NRZ) |  | $\begin{gathered} \text { USB } \\ \text { BTC, BOB } \\ \text { USB, BOB } \end{gathered}$ |  |  | * |  |  |
| POWER SUPPLY REQUIREMENTS <br> Voltage Range <br> $+V_{c c}$ <br> $-V_{c c}$ <br> $V_{D D}$ <br> Current ${ }^{(6)}$ <br> $+V_{c c}$ <br> $-V_{c c}$ <br> $V_{D}$ <br> Power Dissipation | $\begin{aligned} & +11.4 \\ & -11.4 \\ & +4.75 \end{aligned}$ | $\begin{aligned} & +15 \\ & -15 \\ & +5 \\ & +10 \\ & -28 \\ & +15 \\ & 645 \end{aligned}$ | $\begin{gathered} +16 \\ -16 \\ +5.25 \\ \\ +12 \\ -33 \\ +18 \\ 765 \end{gathered}$ | * |  |  | VDC <br> VDC <br> VDC <br> mA <br> mA <br> mA <br> mW |
| TEMPERATURE RANGE <br> Specification <br> J, K Grades <br> A, B Grades <br> R, S Grades <br> Storage | $\begin{gathered} 0 \\ -25 \\ -55 \\ -65 \\ \hline \end{gathered}$ |  | $\begin{gathered} +70 \\ +85 \\ +125 \\ +150 \\ \hline \end{gathered}$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES: (1) TTL, LSTTL, and 5V CMOS compatible. (2) FSR means Full Scale Range. For example, unit connected for $\pm 10 \mathrm{~V}$ range has 20 V FSR. (3) Externally adjustable to zero. (4) USB - Unipolar Straight Binary; BTC - Binary Twos Complement; BOB — Bipolar Offset Binary; NRZ - Non Return to Zero. (5) BTC/BOB is pin selectable with pin 23 , BTCEN. (6) Max supply current is specified at rated supply voltages.

MECHANICAL


# Microprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- COMPLETE 12-BIT A/D CONVERTER WITH REFERENCE, CLOCK, AND 8-, 12-, OR 16-BIT MICROPROCESSOR BUS INTERFACE
- IMPROVED PERFORMANCE SECOND SOURCE FOR HI774-TYPE A/D CONVERTER Conversion Time: $8.5 \mu \mathrm{~s}$ max
Bus Access Time: 150ns
- FULLY SPECIFIED FOR OPERATION ON $\pm 12 \mathrm{~V}$ OR $\pm 15 V$ SUPPLIES
- NO MISSING CODES OVER TEMPERATURE: $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ : ADC774JH, KH Grades $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ : ADC774SH, TH Grades


## DESCRIPTION

The ADC774 is a 12-bit successive approximation analog-to-digital converter, utilizing state-of-the-art CMOS and laser-trimmed bipolar die customdesigned for freedom from latch-up and for optimum AC performance. It is complete with a self-contained
+10 V reference, internal clock, digital interface for microprocessor control, and three-state outputs.
The reference circuit, containing a buried zener, is laser-trimmed for minimum temperature coefficient. The clock oscillator is current-controlled for excellent stability over temperature. Full-scale and offset errors may be externally trimmed to zero. Internal scaling resistors are provided for the selection of analog input signal ranges of 0 V to $+10 \mathrm{~V}, 0 \mathrm{~V}$ to $+20 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$.
The converter may be externally programmed to provide 8 - or 12 -bit resolution. The conversion time for 12 bits is factory set for $8.5 \mu \mathrm{~s}$ maximum.
Output data are available in a parallel format from TTL-compatible three-state output buffers. Output data are coded in straight binary for unipolar input signals and bipolar offset binary for bipolar input signals.
The ADC774, available in both industrial and military temperature ranges, requires supply voltages of +5 V and $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$. It is packaged in a 28-pin plastic DIP, or hermetic side-brazed ceramic DIP.

International Airport Industrial Park - P.0. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx-910-952-1111 - Cable: BBRCORP - Telex: 66-6491

## SPECIFICATIONS

ELECTRICAL
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ or $+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-12 \mathrm{~V}$ or $-15 \mathrm{~V}, \mathrm{~V}_{\text {LOQIC }}=+5 \mathrm{~V}$ unless otherwise specified.

| MODEL | ADC774JH, ADC774SH |  |  | ADC774KH, ADC774TH |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| RESOLUTION |  |  | 12 |  |  | * | Bits |
| INPUTS |  |  |  |  |  |  |  |
| ANALOG <br> Voltage Ranges. Unipolar Bipolar $\begin{aligned} \text { Impedance } & 0 \text { to }+10 \mathrm{~V}, \pm 5 \mathrm{~V} \\ & \pm 10 \mathrm{~V}, 0 \mathrm{~V} \text { to }+20 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \text { To } \\ 0 \text { to }+10,0 \text { to }+20 \\ \pm 5, \pm 10 \end{gathered}$ |  |  | * | * | * | $\begin{gathered} \mathrm{v} \\ \mathrm{v} \\ \mathrm{k} \Omega \\ \mathrm{k} \Omega \end{gathered}$ |
| DIGITAL (CE, $\overline{C S}$, R/ $\left.\bar{C}, A_{0}, 12 / 8\right)$ <br> Over Temperature Range <br> Voltages Logic 1 <br> Logic 0 <br> Current <br> Capacitance | $\begin{gathered} +20 \\ -0.5 \\ -5 \end{gathered}$ | $\begin{gathered} 0.1 \\ 5 \end{gathered}$ | +5.5 +0.8 +5 | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{pF} \end{gathered}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |
| ```ACCURACY At \(+25^{\circ} \mathrm{C}\) Linearity Error Unipolar Offset Error (adjustable to zero) Bipolar Offset Error (adjustable to zero) Full-Scale Calibration Error \({ }^{(1)}\) (adjustable to zero) No Missing Codes Resolution (Diff Linearity) Inherent Quantization Error \(T_{\text {min }}\) to \(T_{\text {max }}\) Linearity Error: J, K Grades S, T Grades Full-Scale Calibration Error Without Initial Adjustment \({ }^{(1)}\) : J, K Grades S, T Grades Adjusted to zero at \(+25^{\circ} \mathrm{C}\) : J, K Grades S, T Grades No Missing Codes Resolution (Diff. Linearity)``` | 11 | $\pm 1 / 2$ | $\begin{gathered} \pm 1 \\ \pm 2 \\ \pm 10 \\ \pm 0.3 \\ \\ \pm 1 \\ \pm 1 \\ \\ \pm 0.5 \\ \pm 0.8 \\ \pm 0.22 \\ \pm 0.5 \end{gathered}$ | 12 | * | $\begin{gathered} \pm 1 / 2 \\ * \\ \pm 4 \end{gathered}$ | $\begin{gathered} \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \text { \% of } \text { FS }^{(2)} \\ \text { Bits } \\ \text { LSB } \end{gathered}$ |
| TEMPERATURE COEFFICIENTS (TMIN to $T_{\text {max }}{ }^{(3)}$ <br> Unipolar Offset: J, K Grades <br> S. T Grades <br> Max Change: All Grades <br> Bipolar Offset: All Grades <br> Max Change: J, K Grades <br> S, T Grades <br> Full-Scale Calibration J, K Grades <br> S, T Grades <br> Max Change: J, K Grades <br> S, T Grades |  |  | $\begin{gathered} \pm 10 \\ \pm 5 \\ \pm 2 \\ \pm 10 \\ \pm 2 \\ \pm 4 \\ \pm 45 \\ \pm 50 \\ \pm 9 \\ \pm 20 \end{gathered}$ |  |  | $\begin{gathered} \pm 5 \\ \pm 2.5 \\ \pm 1 \\ \pm 5 \\ \pm 1 \\ \pm 2 \\ \pm 25 \\ \pm 25 \\ \pm 5 \\ \pm 10 \end{gathered}$ | ppm $/{ }^{\circ} \mathrm{C}$ <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> LSB <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> LSB <br> LSB <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> LSB <br> LSB |
| POWER SUPPLY SENSITIVITY <br> Change in Full-Scale Calibration $\begin{aligned} & +135 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<+16.5 \mathrm{~V} \text { or }+11.4 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<+12.6 \mathrm{~V} \\ & -165 \mathrm{~V}<\mathrm{V}_{\mathrm{EE}}<-135 \mathrm{~V} \text { or }-126 \mathrm{~V}<\mathrm{V}_{\mathrm{EE}}<-11.4 \mathrm{~V} \\ & +4.5 \mathrm{~V}<\mathrm{V}_{\text {Loaic }}<+55 \mathrm{~V} \end{aligned}$ |  |  | $\begin{gathered} \pm 2 \\ \pm 2 \\ \pm 1 / 2 \end{gathered}$ |  |  | $\pm 1$ $\pm 1$ $*$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| CONVERSION TIME <br> 8-Bit Cycle <br> 12-Bit Cycle |  | $\begin{aligned} & 4.6 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 8.5 \end{aligned}$ |  | * | * | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| OUTPUTS |  |  |  |  |  |  |  |
| DIGITAL (DB ${ }_{11}-\mathrm{DB}_{0}$, STATUS) <br> (Over Temperature Range) <br> Output Codes. Unipolar <br> Bipolar <br> Logıc Levels. Logic 0 ( $I_{\text {sink }}=16 \mathrm{~mA}$ ) <br> Logic 1 (lsounce $=500 \mu \mathrm{~A})$ <br> Leakage, Data Bits Only, High-Z State Capacitance | $\begin{gathered} +24 \\ -5 \end{gathered}$ | $\begin{gathered} 01 \\ 5 \end{gathered}$ | polar St <br> polar Of $+0.4$ $+5$ |  | * | * | $\begin{gathered} V \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{pF} \end{gathered}$ |
| INTERNAL REFERENCE VOLTAGE <br> Voltage <br> Source Current Available for External Loads ${ }^{(6)}$ | $\begin{gathered} +9.9 \\ 2.0 \end{gathered}$ | +10.0 | +10 1 | * | * | * | $\begin{gathered} V \\ m A \end{gathered}$ |

## ADMANCE INFORAMEON SUR UEGT TO CHANGE

ELECTRICAL (CONT)
$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ or $+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-12 \mathrm{~V}$ or $-15 \mathrm{~V}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$ unless otherwise specified.

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{MODEL} \& \multicolumn{3}{|c|}{ADC774JH, ADC774SH} \& \multicolumn{3}{|c|}{ADC774KH, ADC774TH} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline \multicolumn{8}{|l|}{POWER SUPPLY REQUIREMENTS} \\
\hline  \& \[
\begin{gathered}
+11.4 \\
-11.4 \\
+45
\end{gathered}
\] \& \[
\begin{gathered}
3.5 \\
15 \\
9 \\
325
\end{gathered}
\] \& \[
\begin{gathered}
+165 \\
-16.5 \\
+5.5 \\
5 \\
20 \\
15 \\
450
\end{gathered}
\] \& * \& * \({ }_{*}^{*}\) \& \(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\)
\(*\) \& \begin{tabular}{l}
V \\
V \\
V \\
mA \\
mA \\
mA \\
mW
\end{tabular} \\
\hline \multicolumn{8}{|l|}{TEmPERATURE RANGE (Ambient. \(T_{\text {min, }} T_{\text {max }}\) )} \\
\hline \begin{tabular}{l}
Specification: J, K Grades \\
S, T Grades \\
Storage
\end{tabular} \& \[
\begin{gathered}
0 \\
-55 \\
-65 \\
\hline
\end{gathered}
\] \& \& \[
\begin{array}{r}
+75 \\
+125 \\
+150
\end{array}
\] \& * \& \& * \& \(\circ\)

${ }^{\circ} \mathrm{C}$
${ }^{\circ} \mathrm{C}$ <br>
\hline
\end{tabular}

*Same specification as ADC774JH, SH
NOTES (1) With fixed $50 \Omega$ resistor from REF OUT to REF IN This parameter is also adjustable to zero at $+25^{\circ} \mathrm{C}$ (2) FS in this specification table means Full Scale Range That is, for a $\pm 10 \mathrm{~V}$ input range, FS means 20 V ; for a 0 to +10 V range, FS means 10 V The term Full Scale for these specifications instead of Full-Scale Range is used to be consistent with other vendors' specification tables. (3) Using internal reference (4) External loading must be constant during conversion The reference output requires no buffer amplifier with either $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ power supplies

## MECHANICAL



## ABSOLUTE MAXIMUM RATINGS

| $\mathrm{V}_{\mathrm{cc}}$ to Digital Common ................... ........ 0 to +165 V |
| :---: |
| $\mathrm{V}_{\mathrm{EE}}$ to Digital Common ............................. 0 to -16 5V |
| V Locic to Digital Common . .......... ............... . 0 to +7 V |
| Analog Common to Digital Common ...... ............... $\pm 1 \mathrm{~V}$ |
| Control Inputs (CE, $\overline{C S}, A_{0}, 12 / \overline{8}, R / \bar{C}$ ) <br> to Digital Common ... .................. -05 V to $\mathrm{V}_{\text {Logic }}+05 \mathrm{~V}$ |
| Analog Inputs (REF IN, BIP OFF , 10VIN) <br> to Analog Common. . ................. .................. $\pm 165 \mathrm{~V}$ |
| $20 \mathrm{~V}_{\text {in }}$ to Analog Common . . . . . . . . . . . . . . . . . . . . . . . . .. $\pm \mathbf{2 4 V}$ |
| REF OUT $\ldots \ldots \ldots \ldots \ldots \ldots \ldots . . . \begin{gathered}\text { Indefinite Short to Common, } \\ \text { Momentary Short to } V_{c c}\end{gathered}$ |
| Max Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . $+165^{\circ} \mathrm{C}$ |
| Power Dissıpatıon . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000 mW |
| Lead Temperature (solderıng, 10s) . . . . . . . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$ |
| Thermal Resistance, $\theta_{\mathrm{JA}}$ Ceramic................... $50^{\circ} \mathrm{C} / \mathrm{W}$ |
| CAUTION: These devices are sensitive to electrostatic discharge. Appropriate I.C. handiling procedures should be followed. |

CONNECTION DIAGRAM


# Serial Output ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- 17 1 sec CONVERSION TIME
- SERIAL OUTPUT-Ideal for applications requiring isolation or long-distance data transmission
- $<500 \mathrm{~mW}$ POWER DISSIPATION
- 24-PIN dUal-WIDE hermetic package
- FULLY SPECIFIED FOR OPERATION ON $\pm 12 \mathrm{~V}$ OR $\pm 15 V$ SUPPLIES
- $\pm 0.012 \%$ INTEGRAL LINEARITY
- 12-BIT RESOLUTION
- two temperature ranges available: ADC804BH for $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operation ADC804SH for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operation
- NO MISSING CODES $-25^{\circ} \mathrm{C} T O+85^{\circ} \mathrm{C}$


## DESCRIPTION

The ADC804 is a 12-bit successive approximation analog-to-digital converter, custom-designed for freedom from latch-up and for optimum AC performance. It is complete with a comparator, a monolithic 12-bit DAC which includes a 6.3 V reference laser-trimmed for minimum temperature coefficient, and a CMOS logic chip containing the successive approximation register (SAR), clock, and all other associated logic funtions.
Internal scaling resistors are provided for the selection of analog input signal ranges of $\pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, $\pm 10 \mathrm{~V}, 0$ to +5 V , or 0 to +10 V . Gain and offset errors may be externally trimmed to zero, enabling initial end-point accuracies of better than $\pm 0.012 \%$ ( $\pm 1 / 2 \mathrm{LSB}$ ). The ADC804 has two grades, one completely specified for $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operation (ADC804BH), and the other for $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation (ADC804SH).

The maximum conversion time of $17 \mu \mathrm{sec}$ makes the ADC804 ideal for a wide range of 12 -bit applications requiring system throughput sampling rates up to $59 \mathrm{kH} /$. In addition, an external clock may be used to synchronize the converter to the system clock or to obtain faster operation. As an added benefit for ADC80 users employing the serial output capability, the ADC804 is designed to replace or provide an alternate source to ADC80 with a minimum of circuit board changes and it provides a $40 \%$ reduction in conversion time.
Data is available in serial form with corresponding clock and status signals. Elimination of the parallel output capability enables the ADC804 to be the smallest fully self-contained 12-bit ADC available today. All digital input and output signals are TTL/LSTTL-compatible, with internal pull-up resistors included on all digital inputs to eliminate the need for external pull-up resistors on digital inputs not requiring connection. The ADC804 operates equally well with either $\pm 15 \mathrm{~V}$ or $\pm 12 \mathrm{~V}$ analog power supplies, and also requires use of a +5 V logic supply. It is packaged in a hermetic 24 -pin sidebrazed ceramic dual-in-line package.


SPECIFICATIONS
ELECTRICAL
$T_{A}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ or $15 \mathrm{~V}, \mathrm{~V}_{D D}=+5 \mathrm{~V}$ unless otherwise specified

| MODEL | ADC804BH |  |  | ADC804SH |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| RESOLUTION |  |  | 12 |  |  | * | Bits |
| INPUT |  |  |  |  |  |  |  |
| ANALOG <br> Voltage Ranges Unıpolar Bipolar $\text { Impedance } \begin{aligned} & 0 \text { to }+5 \mathrm{~V}, \pm 25 \mathrm{~V} \\ & 0 \text { to }+10 \mathrm{~V},+5 \mathrm{~V} \\ & \pm 10 \mathrm{~V} \end{aligned}$ |  | \begin{tabular}{\|c|}
\hline
\end{tabular}$\|$ |  |  |  |  | $\begin{gathered} v \\ v \\ k \Omega \\ k \Omega \\ k \Omega \end{gathered}$ |
| DIGITAL <br> Logic Characteristics (over specification temperature range) <br> $V_{I H}$ (logic "1") <br> $V_{\text {LL }}$ (logic " 0 ") <br> $\mathrm{I}_{\mathrm{IH}}\left(\mathrm{V}_{\mathrm{IN}}=+27 \mathrm{~V}\right)$ <br> $\operatorname{lin}\left(\mathrm{V}_{\text {IN }}=+04 \mathrm{~V}\right)$ <br> Convert Command Pulse Width | $\begin{gathered} 20 \\ -03 \\ 100 \end{gathered}$ |  | $\begin{gathered} 55 \\ +08 \\ -150 \\ 500 \\ 1200 \end{gathered}$ |  |  |  | $\begin{gathered} V \\ V \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mathrm{nsec} \end{gathered}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |
| ACCURACY <br> Gaın Error ${ }^{(1)}$ Offset Error ${ }^{\text {(1) }}$ Unıpolar Bipolar <br> Linearity Error <br> Differential Linearity Error <br> Inherent Quantization Error |  | $\begin{gathered} \pm 01 \\ \pm 005 \\ \pm 01 \\ \\ 1 / 2 \end{gathered}$ | $\begin{gathered} \pm 03 \\ \pm 02 \\ \pm 03 \\ \pm 0012 \\ \pm 1 \end{gathered}$ |  |  |  | $\begin{gathered} \% \text { of FSR }{ }^{(2)} \\ \% \text { of FSR } \\ \% \text { of FSR } \\ \% \text { of FSR } \\ \text { LSB } \\ \text { LSB } \end{gathered}$ |
| POWER SUPPLY SENSITIVITY $\begin{aligned} & +135 \mathrm{~V} \leq+V_{c c} \leq+165 \mathrm{~V} \text { or }+114 \mathrm{~V} \leq+V_{c c} \leq+126 \mathrm{~V} \\ & -165 \mathrm{~V} \leq-V_{c c} \leq-135 \mathrm{~V} \text { or }-126 \mathrm{~V} \leq-\mathrm{V}_{\mathrm{cc}} \leq-114 \mathrm{~V} \\ & +45 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq+55 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \pm 0.003 \\ & \pm 0003 \\ & \pm 0002 \end{aligned}$ | $\pm 0009$ $\pm 0009$ $\pm 0.005$ |  | * | * | $\%$ of FSR $/ \% \mathrm{~V}_{\mathrm{cc}}$ <br> $\%$ of $F S R / \% V_{c c}$ <br> $\%$ of FSR/\%VDD |
| DRIFT <br> Total Accuracy, Bıpolar ${ }^{(3)}$ <br> Gaın <br> Offset Unipolar <br> Bipolar <br> Linearity Error Drift <br> Differential Linearity over Temperature Range <br> No Missing Code Temperature Range <br> Monotonicity Over Temperature Range | -25 | $\begin{gathered} \pm 10 \\ \pm 15 \\ \pm 3 \\ \pm 7 \\ \pm 1 \end{gathered}$ <br> Guaranteed | $\begin{gathered} \pm 23 \\ \pm 30 \\ \\ \pm 15 \\ \pm 3 \\ +1,-3 / 4 \\ +85 \end{gathered}$ | -55 | uarant | +125 | ```ppm/ }\mp@subsup{}{}{\circ}\textrm{C ppm/ }\mp@subsup{}{}{\circ}\textrm{C ppm of FSR/}\mp@subsup{}{}{\circ}\textrm{C ppm of FSR/}\mp@subsup{}{}{\circ}\textrm{C ppm of FSR/ }\mp@subsup{}{}{\circ}\textrm{C LSB *}\textrm{C``` |
| CONVERSION TIME ${ }^{(4)}$ |  | 15 | 17 |  | * | * | $\mu \mathrm{sec}$ |
| OUTPUTS |  |  |  |  |  |  |  |
| DIGITAL(Clock Out, Status, Serial Out) Output Codes, Serial (NRZ) ${ }^{(5)}$ <br> Logic Levels. Logic 0 ( $l_{\text {sink }} \leq 32 \mathrm{~mA}$ ) <br> Logic 1 ( $I_{\text {source }} \leq 80 \mu \mathrm{~A}$ ) <br> Internal Clock Frequency | +2.4 | $\mathrm{CSB}, \mathrm{COB}$ $923$ | +04 | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{kHz} \end{gathered}$ |
| INTERNAL REFERENCE VOLTAGE <br> Voltage <br> Source Current Available for External Loads ${ }^{(6)}$ <br> Temperature Coefficient | $\begin{gathered} +62 \\ 200 \end{gathered}$ | $\begin{aligned} & +63 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & +64 \\ & \pm 30 \end{aligned}$ | * |  | * | $\begin{gathered} v \\ \mu \mathrm{~A} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS <br> Voltage, $\pm \mathrm{V}_{\mathrm{cc}}$ $V_{D D}$ <br> Current, +lcc <br> $-\mathrm{Icc}$ <br> $l_{D D}$ <br> Power Dissipation ( $\pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V}$ ) | $\begin{gathered} \pm 114 \\ +45 \end{gathered}$ | $\begin{gathered} \pm 15 \\ +50 \\ 5 \\ 21 \\ 11 \\ 450 \end{gathered}$ | $\begin{gathered} \pm 165 \\ +55 \\ 85 \\ 26 \\ 15 \\ 595 \end{gathered}$ | * |  | ** | $\begin{gathered} V \\ V \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mW} \end{gathered}$ |
| TEMPERATURE RANGE (Ambient) <br> Specification <br> Storage | $\begin{aligned} & -25 \\ & -65 \\ & \hline \end{aligned}$ |  | $\begin{gathered} +85 \\ +150 \\ \hline \end{gathered}$ | -55 |  | $\stackrel{+125}{*}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Same as specification for ADC804BH
NOTES (1) Gain and offset errors are adjustable to zero See "Optıonal External Gain and Offset Adjustments" section (2) FSR means full-scale range and is 20 V for $\pm 10 \mathrm{~V}$ Range, 10 V for $\pm 5 \mathrm{~V}$ and 0 to +10 V ranges, etc (3) Includes drift due to linearity, gain, and offset drifts (4) Conversion time is specified using internal clock For operation with an external clock see "Clock Options" section (5) CSB means Complementary Straight Binary, and COB means Complementary Offset Bınary, NRZ means non-return-to-zero coding See Table I for additional information (6) External loadıng must be constant during conversion, and must not exceed $200 \mu \mathrm{~A}$ for guaranteed specifications

CONNECTION DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## MECHANICAL



ORDERING INFORMATION

| Model | Temperature Range |
| :---: | :---: |
| ADC804BH | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ADC804BHQ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ADC804SH | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ADC804SHQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| BURN-IN SCREENING OPTION <br> See text for details |  |
| Model | Burn-In Temp. $(160 h)^{(1)}$ |
| ADC804BH-BI | $+125^{\circ} \mathrm{C}$ |
| ADC804SHQ | $+125^{\circ} \mathrm{C}$ |

NOTE: Or equivalent combination. See text

```
Power Dissipatıon .... .. .. ...... .... . . ..... 1000mW Lead Temperature, Solderıng . ... . . . ..... . \(+300^{\circ} \mathrm{C}\), 10 sec Thermal Resistance, \(\theta_{\mathrm{JA}}\) .... \(60^{\circ} \mathrm{C} / \mathrm{W}\)
Stresses above those listed under "Absolute Maximum Ratıngs" may cause permanent damage to the device Exposure to absolute maxımum conditions for extended periods may affect device reliability
CAUTION: These devices are sensitive to electrostatic discharge. Appropriate I.C. handling procedures should be followed.
```


## DISCUSSION OF SPECIFICATIONS

## LINEARITY ERROR

Linearity error is defined as the deviation of actual code transition values from the ideal transition values. Under this definition of linearity (sometimes referred to as integral linearity), ideal transition values lie on a line drawn through zero (or minus full scale for bipolar operation) and plus full scale, providing a significantly better definition of converter accuracy than the best-straight-line-fit definition of linearity employed by some manufacturers. The zero or minus full-scale value is located at an analog input value $1 / 2 \mathrm{LSB}$ before the first code transition $\left(\mathrm{FFF}_{\mathrm{H}}\right.$ to $\left.\mathrm{FFE}_{\mathrm{H}}\right)$. The plus full-scale value is located at an analog value 3/2LSB beyond the last code transition $\left(001_{\mathrm{H}}\right.$ to $\left.000_{\mathrm{H}}\right)$. See Figure 1, which illustrates these relationships. A linearity specification which guarantees $\pm 1 / 2 \mathrm{LSB}$ maximum linearity error assures the user that no code transition will differ from the ideal transition value by more than $\pm 1 / 2 \mathrm{LSB}$.
Thus, for a converter connected for bipolar operation and with a full-scale range (or span) of $20 \mathrm{~V}( \pm 10 \mathrm{~V}$ operation), the minus full-scale value of -10 V is 2.44 mV below the first code transition $\left(\mathrm{FFF}_{\mathrm{H}}\right.$ to $\mathrm{FFE}_{\mathrm{H}}$ at -9.99756 V ) and the plus full-scale value of +10 V is 7.32 mV above the last code transition $\left(001_{\mathrm{H}}\right.$ to $000_{\mathrm{H}}$ at $+9.99268 \mathrm{~V})$. Ideal transitions occur 1LSB $(4.88 \mathrm{mV})$ apart, and the $\pm 1 / 2$ LSB linearity specification guarantees that no actual transition will vary from the ideal by more than 2.44 mV . The LSB weights, transition values, and


FIGURE 1. ADC804 Transfer Characteristic Terminology.
code definitions for each possible ADC804 analog input signal range are described in Table I.

## CODE WIDTH (QUANTUM)

Code width (or quantum) is defined as the range of analog input values for which a given output code will occur. The ideal code width is 1 LSB , which for 12 -bit operation with a 20 V span is equal to 4.88 mV . Refer to Table I for LSB values for other ADC804 input ranges.

## DIFFERENTIAL LINEARITY ERROR AND NO MISSING CODES

Differential linearity error is a definition of the difference between an ideal ILSB code width (quantum) and the actual code width. A specification which guarantees no missing codes requires that every code combination appear in a monotonically increasing sequence as the analog input is increased throughout the range, requiring that every input quantum must have a finite width. If an input quantum has a value of zero (a differential linearity error of -1 LSB ), a missing code will occur but the converter may still be monotonic. Thus, no missing codes represent a more stringent definition of performance than does monotonicity. The ADC804BH is guaranteed to have no missing codes to 12-bit resolution over its full specification temperature range of $-25^{\circ} \mathrm{C}$ to
$+85^{\circ} \mathrm{C}$, and the ADC804SH displays no missing codes over the temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## QUANTIZATION UNCERTAINTY

Analog-to-digital converters have an inherent quantization error of $\pm 1 / 2$ LSB. This error is a fundamental property of the quantization process and cannot be eliminated.

## UNIPOLAR OFFSET ERROR

An ADC804 connected for unipolar operation has an analog input range of 0 V to plus full scale. The first output code transition should occur at an analog input value $1 / 2 \mathrm{LSB}$ above 0 V . Unipolar offset error is defined as the deviation of the actual transition value from the ideal value, and is applicable only to converters operating in the unipolar mode.

## BIPOLAR OFFSET ERROR

A/D converter specifications have historically defined bipolar offset at the first transition value above the minus full-scale value. The ADC804 follows this convention. Thus, bipolar offset error for the ADC804 is defined as the deviation of the actual transition value from the ideal transition value located $1 / 2 \mathrm{LSB}$ above minus full scale.

## GAIN ERROR

The last output code transition $\left(001_{\mathrm{H}}\right.$ to $\left.000_{\mathrm{H}}\right)$ occurs for an analog input value $3 / 2 \mathrm{LSB}$ below the nominal plus full-scale value. Gain error is the deviation of the actual analog value at the last transition point from the ideal value.

## ACCURACY DRIFT VS TEMPERATURE

The temperature coefficients for gain, unipolar offset, and bipolar offset specify the maximum change from the actual $25^{\circ} \mathrm{C}$ value to the value at the extremes of the specification range. The temperature coefficient applies independently to the two halves of the temperature range above and below $+25^{\circ} \mathrm{C}$.

## POWER SUPPLY SENSITIVITY

Electrical specifications for the ADC804 assume the application of the rated power supply voltages of +5 V and $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$. The major effect of power supply voltage deviations from the rated values will be a small change in the plus full-scale value. This change, of

TABLE I. Input Voltages, Transition Values, LSB Values, and Code Definitions.

| Binary (BIN) Output <br> Analog Input Voltage Range | Input Voltage Range and LSB Values |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Defined As | $\pm 10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | $\pm 25 \mathrm{~V}$ | 0 to +10 V | 0 to +5 V |
| Code Designatıon |  | COB* | COB* | COB* | CSB** | CSB** |
| One Least Significant Bit (LSB) | $\begin{aligned} & \text { FSR } / 2^{n} \\ & n=12 \end{aligned}$ | $\begin{aligned} & 20 \mathrm{~V} / 2^{n} \\ & 488 \mathrm{mV} \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~V} / 2^{n} \\ & 244 \mathrm{mV} \end{aligned}$ | $\begin{gathered} 5 \mathrm{~V} / 2^{n} \\ 122 \mathrm{mV} \end{gathered}$ | $\begin{aligned} & 10 \mathrm{~V} / 2^{n} \\ & 244 \mathrm{mV} \end{aligned}$ | $\begin{gathered} 5 \mathrm{~V} / 2^{n} \\ 122 \mathrm{mV} \end{gathered}$ |
| Transition Values MSB LSB $001_{\mathrm{H}}$ to $000_{\mathrm{H}}$ $800_{\mathrm{H}}$ to $7 \mathrm{FF}_{\mathrm{H}}$ $\mathrm{FFF}_{\mathrm{H}}$ to $\mathrm{FFE}_{\mathrm{H}}$ | +Full Scale <br> Mid Scale <br> -Full Scale | $\begin{gathered} +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -10 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +5 V-3 / 2 L S B \\ 0 \\ -5 V+1 / 2 L S B \end{gathered}$ | $\begin{gathered} +25 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -25 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ +5 \mathrm{~V} \\ 0+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +5 \mathrm{~V}-3 / 2 L S B \\ +25 \mathrm{~V} \\ 0+1 / 2 L S B \end{gathered}$ |

${ }^{*} \mathrm{COB}=$ Complementary Offset Bınary $\quad{ }^{* *} \mathrm{CSB}=$ Complementary Straıght Bınary
course, results in a proportional change in all code transition values (i.e. a gain error). The specification describes the maximum change in the plus full-scale value from the initial value for independent changes in each power supply voltage.

## TIMING CONSIDERATIONS

Timing relationships of the ADC804 are shown in Figure 2. It should be noted that although the convert command pulse width must be between 100 nsec and $1.2 \mu \mathrm{sec}$ to obtain the specified conversion time with internal clock, the ADC804 will accept longer convert commands with no loss of accuracy, assuming that the


FIGURE 2. ADC804 Timing Diagram (normal values at $+25^{\circ} \mathrm{C}$ with internal clock).
analog input signal is stable. In this situation, the actual indicated conversion time (during which status is high) for 12-bit operation will be equal to approximately 600 nsec less than the sum of the factory-set conversion time and the length of the convert command. The code returned by the converter at the end of the conversion will accurately represent the analog input to the converter at the time the convert command returns to the low state. In addition, although the initial state of the converter will be indeterminate when power is first applied, it is designed to time-out and be ready to accept a convert command within approximately $15 \mu \mathrm{sec}$ after powerup, provided that either an external clock source is present or the internal clock is not inhibited.
During conversion, the decision as to the proper state of any bit (bit " $n$ ") is made on the rising edge of clock pulse " $n+1$ ". Thus, a complete conversion requires 13 clock pulses with the status output dropping from logic " 1 " to logic " 0 " shortly after the rising edge of the thirteenth clock pulse. A new conversion may not be initiated until 50 nsec after the fall of the thirteenth clock pulse. Additional convert commands applied during conversion will be ignored.

## DEFINITION OF DIGITAL CODES

Two binary codes are available on the serial output of the ADC804, complementary straight binary (CSB) for unipolar input signal ranges, and complementary offset binary (COB) for bipolar input ranges. Both are complementary codes, meaning that logic " 0 " is true. Serial
data is available only during conversion and appears with the most significant bit (MSB) occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. All clock pulses available from the ADC804 have a nominal pulse width of 550 nsec to facilitate transfer of the serial data into external logic devices without external shaping.

## LAYOUT AND OPERATING INSTRUCTIONS

## LAYOUT PRECAUTIONS

Analog and digital commons are not connected together internally in the ADC804 but should be connected together as close to the unit as possible, preferably to an analog common ground plane beneath the converter. If these common lines must be run separately, use a wide conductor pattern and a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ nonpolarized bypass capacitor between analog and digital commons at the unit. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog input lines and digital lines should be minimized by careful layout. For instance, if the lines must cross, they should do so at right angles. Parallel analog and digital lines should be separated from each other by a pattern connected to common. If external gain and offset potentiometers are used, the potentiometers and associated resistors should be located as close to the ADC804 as possible.

## POWER SUPPLY DECOUPLING

The power supplies should be bypassed with $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum bypass capacitors located close to the converter to obtain noise-free operation. Noise on the power supply lines can degrade the converter's performance. Noise and spikes from a switching power supply are especially troublesome.

## ANALOG SIGNAL SOURCE IMPEDANCE

The signal source supplying the analog input signal to the ADC804 will be driving into a nominal DC input impedance of $2.5 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$. However, the output impedance of the driving source should be very low, such as the output impedance provided by a wideband, fastsettling operational amplifier. Transients in A/D input current are caused by the changes in output current of the internal $D / A$ converter as it tests the various bits. The output voltage of the driving source must remain constant while furnishing these fast current changes. If the application requires a sample/hold, select a sample/hold with sufficient bandwidth to preserve the accuracy or use a separate wideband buffer amplifier to lower the output impedance.

## INPUT SCALING

The ADC804 offers five standard input ranges: 0 V to $+5 \mathrm{~V}, 0 \mathrm{~V}$, to $+10 \mathrm{~V}, \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$. The input range should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the converter. Select the appropriate
input range as indicated by Table II. The input circuit architecture is illustrated in Figure 3. Use of external padding resistors to modify the factory-set input ranges (such as addition of a small external input resistor to change the 10 V range to a 10.24 V range) will require matching of the external fixed resistor values to individual devices, due to the large tolerance of the internal input resistors. Alternatively, the gain range of the converter may be easily increased a small amount by use of a low temperature coefficient potentiometer in series with the analog input signal or by decreasing the value of the gain adjust series resistor in Figure 6.

TABLE II. ADC804 Input Scaling Connections.

| Input <br> Signal <br> Range | Output <br> Code | Connect <br> Pin 8 <br> To Pin | Connect <br> Pin 10 <br> To | Connect <br> Input <br> Signal <br> To |
| :--- | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | COB | 7 | Input Signal | 10 |
| $\pm 5 \mathrm{~V}$ | COB | 7 | Open | 9 |
| $\pm 25 \mathrm{~V}$ | COB | 7 | Pin 7 | 9 |
| 0 to +5 V | CSB | 11 | Pin 7 | 9 |
| 0 to +10 V | CSB | 11 | Open | 9 |



FIGURE 3. ACD804 Input Scaling Circuit.

## REPLACEMENT OF ADC80

As illustrated in Figure 4, a circuit board configured for use of the ADC80 serial output capability may be very easily adapted to also use the ADC804, or to achieve space savings due to the smaller package of the ADC804. The pin assignments of the ADC804 have been chosen to allow it to fit neatly into one corner of the ADC80


FIGURE 4. Adapting an ADC80 Layout for ADC804.
layout. When replacing ADC80 with ADC804, a board space improvement of approximately 1.25 square inches ( $8.06 \mathrm{~cm}^{2}$ ) is obtained.

## CALIBRATION

## Optional External Gain and Offset Adjustments

Gain and offset errors may be trimmed to zero using external offset and gain trim potentiometers connected to the ADC804 as shown in Figures 5 and 6 for both unipolar and bipolar operation. Multiturn potentiometers with $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or better TCR are recommended for minimum drift over temperature and time. These potentiometers may be of any value between $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$. All fixed resistors should be $20 \%$ carbon or better. Although not necessary in some applications, pin 12 (Gain Adjust) should be preferably bypassed with a $0.01 \mu \mathrm{~F}$ nonpolarized capacitor to analog common to minimize noise pickup at this high impedance point, even if no external adjustment is required.


FIGURE 5. Two Methods of Connecting Optional Offset Adjust.


FIGURE 6. Two Methods of Connecting Optional Gain Adjust.

## Adjustment Procedure

OFFSET-Connect the offset potentiometer as shown in Figure 5. Set the input voltage to the nominal zero or minus full-scale voltage plus $1 / 2 L S B$. For example, referring to Table I , this value is $-10 \mathrm{~V}+2.44 \mathrm{mV}$ or -9.99756 V for the -10 V to +10 V range.
With the input voltage set as above, adjust the offset potentiometer until an output code is obtained which is alternating between $\mathrm{FFE}_{\mathrm{H}}$ and $\mathrm{FFF}_{\mathrm{H}}$ with approximately $50 \%$ occurrence of each of the two codes. In other words, the potentiomter is adjusted until bit 12 (the LSB) indicates a true (logic " 0 ") condition approximately half the time.

GAIN-Connect the gain adjust potentiometer as shown in Figure 6. Set the input voltage to the nominal plus full-scale value minus $3 / 2 \mathrm{LSB}$. Once again referring to Table I, this value is $+10 \mathrm{~V}-7.32 \mathrm{mV}$ or +9.99268 V for the -10 V to +10 V range. Adjust the gain potentiometer until the output code is alternating between $000_{\mathrm{H}}$ and $001_{\mathrm{H}}$ with an approximate $50 \%$ duty cycle. As in the case of offset adjustment, this procedure sets the converter end-point transition to a precisely known value.

## CLOCK OPTIONS

The ADC804 is extremely versatile in that it can be operated with either internal or external clock. Thus, use of an available system clock enables synchronization of the converter to the rest of the system to optimize performance in a noisy environment.

When operating with the internal clock, pin 15 (external clock input) and pin 16 (clock inhibit) may be left unconnected. No external pull-ups are required due to the inclusion of pull-up resistors in the ADC804. Pin 16 (clock inhibit) must be grounded for use with an external clock, which is applied to pin 15.
See Figures 7 through 10 for diagrams to implement the various clock options.


FIGURE 7. Internal Clock-Normal Operating Mode. (Conversion initiated by the rising edge of the convert command. The internal clock runs only during conversion.)

## ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device-it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown Q models


FIGURE 8. Continuous External Clock. (Conversion initiated by rising edge of convert command. The convert command must be synchronized with clock.)


FIGURE 9. Continuous Conversion with external Clock. (Conversion is initiated by 14th clock pulse. Clock runs continuously.)


FIGURE 10. Continuous Conversion with 200nsec between Conversions Using Internal Clock. (Circuit insures that the conversion process will start when power is applied.)
are environmentally-screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table III is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those specified. Burr-Brown's detalled procedures may vary slightly, model-to-model, from those in MIL-STD-883.

## BURN-IN SCREENING

Burn-in screening is an option available for the ADC804. Burn-in duration is 160 hours at $+125^{\circ} \mathrm{C}$ ambient temperature (or equivalent combination of time and temperature).

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "BI" to the base model number.

TABLE III. Screening Flow for ADC804xHQ

| Screen | MIL-STD-883 Method, Condition | Screening Level |
| :---: | :---: | :---: |
| Internal Visual | Burr-Brown QC4118 |  |
| High Temperature Storage (Stabilization Bake) | 1008, C | 24 hour, ${ }^{+150}{ }^{\circ} \mathrm{C}$ |
| Temperature Cycling | 1010, C | $\begin{gathered} 10 \text { cycles, }-65^{\circ} \mathrm{C} \\ \text { to }+150^{\circ} \mathrm{C} \end{gathered}$ |
| Constant Acceleration | 2001, A | 5000 G |
| Electrical Test | Burr-Brown test procedure |  |
| Burn-in | 1015, B | 160 hour, $+125^{\circ} \mathrm{C}$, steady-state |
| Hermeticity Fine Leak Gross Leak | $\begin{gathered} \text { 1014, A1 or A2 } \\ 1014, ~ C \end{gathered}$ | $5 \times 10^{-7} \mathrm{~atm} \mathrm{cc} / \mathrm{sec}$ bubble test only, preconditioning omitted |
| Final Electrical | Burr-Brown test procedure |  |
| Final Drift | Burr-Brown test procedure |  |
| External Visual | Burr-Brown QC4118 |  |



# 12-Bit Resolution Sampling A/D Converter 

## FEATURES

- COMPLETE WITH REFERENCE, CLOCK AND THREE-STATE OUTPUTS
- INTERNAL SAMPLE/HOLD AMPLIFIER
- 100kHz SAMPLING RATE
- PIN COMPATIBLE WITH INDUSTRY STANDARDS: ADC574, ADC674, ADC774 Non-sampling A/D Converters
- POWER DISSIPATION: 660mW
- PACKAGE: 28-Pin DIP


## DESCRIPTION

ADS807 and ADS808 are complete 12-bit sampling A/D converters. Each contains a complete ADC774 A/D converter plus an internal sample/hold. They also have an internal buried-zener reference, internal clock, and three-state output drivers. The ADS807/808 are specified at 100 kHz sampling rate.
The sample/hold has a $1 \mu \mathrm{~s}$ acquisition time to $\pm 0.01 \%$ for a 10 V input step change. Aperture Time is 25 ns and Aperture Uncertainty is 300 ps. AC performance is completely specified, Harmonic Distortion, Signal-to-Noise Ratio. 11-bit and 12-bitintegral linearity grades are available.

The ADS807, with a full-scale input range of 10 V , can be pin-strapped for 0 V to +10 V or $\pm 5 \mathrm{~V}$ analog input ranges. The ADS808 has an input range of $\pm 10 \mathrm{~V}$.
The ADS807/808 are available in a 28 -pin side-braze hermetic double-wide DIP packages and are specified over $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges.
The ADS807/808 are excellent high-speed replacements for $A / D$ and sample/hold combinations that use the industry standard 574 pinout.

(2) ADS807

International Airport Industrial Park - Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP • Telex: 66-6491 • FAX: (602) 889-1510

SPECIFICATIONS
$T_{A}=+25^{\circ} \mathrm{C}$. Sampling Frequency: $\mathrm{f}_{\mathrm{S}}=100 \mathrm{kHz},+\mathrm{V}_{\mathrm{cC}}=+15 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}$.

|  | ADS807/808.JH ${ }^{(1)}$ |  |  | ADS807/808KH |  |  | ADS807/808RH |  |  | ADS807/808SH |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| RESOLUTION |  |  | 12 |  |  | * |  |  | - |  |  | * | BITS |
| INPUT |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ANALOG INPUT <br> Voltage Range ${ }^{(1)}$ ADS807 <br> ADS808 <br> Impedance <br> Bias Current <br> At $T_{\text {min }}$ or $T_{\text {max }}$ | 1 | $\begin{gathered} +10 \mathrm{~V}, \\ \pm 10 \mathrm{~V} \\ 5 \end{gathered}$ | $\pm 400$ $\pm 400$ | * | * | * | * | * | * | * | * | * | v <br> V <br> $\mathrm{M} \Omega$ <br> nA <br> nA |
| DIGITAL INPUTS (Over Tem <br> Logic Levels (TTL Compatible) <br> $V_{\text {IL }}$ <br> $\mathrm{V}_{\mathrm{IH}}$ <br> $\mathrm{It}_{\mathrm{t}}\left(\mathrm{V}_{1}=+0.4 \mathrm{~V}\right)$ <br> $\mathrm{I}_{1 \mathrm{H}}\left(\mathrm{V}_{1}=+2.7 \mathrm{~V}\right)$ | peratur $\begin{gathered} -1.0 \\ +2.0 \\ -5 \end{gathered}$ | Range | $\begin{aligned} & +0.8 \\ & +5.5 \\ & +5 \end{aligned}$ | * |  | * | * |  | * |  |  |  | $\begin{aligned} & V \\ & V \\ & \mu A \\ & \mu A \end{aligned}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |  |  |  |
| DC ACCURACY <br> Full Scale Error ${ }^{(2)}{ }^{(3)}$ <br> Change to $T_{\text {MIN }}$ or $T_{\text {max }}{ }^{(5)}$ <br> Linearity Error <br> $T_{\text {Min }}$ to $T_{\text {max }}$ <br> No Missing Codes Resolution $T_{\text {MIN }} \text { to } T_{\text {max }}$ <br> Unipolar Zero <br> Bipolar Zero |  |  | $\begin{gathered} \pm 0.3 \\ \pm 0.5 \\ \pm 0.024 \\ \pm 0.024 \\ 11 \\ 11 \\ \pm 3 \\ \pm 10 \end{gathered}$ |  |  | $*$ $\pm 0.4$ $\pm 0.012$ $\pm 0.012$ 12 12 $\pm 2$ $\pm 5$ |  |  | $\begin{gathered} \pm 0.8 \\ \pm 0.024 \\ \pm 0.024 \\ 11 \\ 11 \\ \pm 3 \\ \pm 10 \end{gathered}$ |  |  | $\begin{gathered} \pm 0.6 \\ \pm 0.012 \\ \pm 0.012 \\ 12 \\ 12 \\ \pm 2 \\ \pm 5 \end{gathered}$ | \% <br> \% <br> $\%$ FSR $^{\text {(4) }}$ <br> \% FSR <br> Bits <br> Bits <br> LSB <br> LSB |
| AC CHARACTERISTICS <br> In-Band Harmonics \& Spurious Noise $\mathrm{f}=\mathrm{DC}$ to $100 \mathrm{kHz}(0 \mathrm{~dB})$ <br> Two-tone Intermodulation Distortion $\begin{aligned} & f 1=46.5 \mathrm{kHz}(-6 \mathrm{~dB}) \\ & \mathrm{f} 2=48.8 \mathrm{kHz}(-6 \mathrm{~dB}) \end{aligned}$ <br> Signal to Noise and Distortion Ratio |  | $\begin{aligned} & -77 \\ & -75 \\ & 68 \\ & \hline \end{aligned}$ |  |  | $\begin{array}{r} -80 \\ -78 \\ 70 \\ \hline \end{array}$ |  |  | $\begin{aligned} & -77 \\ & -75 \\ & 68 \end{aligned}$ |  |  | $\begin{aligned} & -80 \\ & -78 \\ & 70 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBC} \\ & \mathrm{dBC} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| SAMPLING DYNAMICS <br> Aperture Delay <br> Aperture Uncertainty(Jitter) |  | $\begin{gathered} 25 \\ 300 \end{gathered}$ |  |  | * |  |  | * |  |  | * |  | ns ps, rms |
| REFERENCE OUTPUT <br> Voltage <br> Source Current Available for External Loads (18) | $\begin{gathered} 9.9 \\ 2 \end{gathered}$ | 10.0 | 10.1 |  | * | * |  | * | * |  | * | * | V <br> mA |
| DIGITAL TIMING (Over Tem $\mathrm{T}_{\text {HRL }}$ <br> Low R/C Pulse Width $T_{\text {Ds }}$ <br> Status Delay from R/ $\bar{C}$ $\mathrm{T}_{\text {HOR }}$ <br> Data Valid after R/C Low $\mathrm{T}_{\text {HS }}$ <br> Status Delay after Data Valid $T_{\text {HRH }}$ High R/C Pulse Width $T_{D D A}$ Data Access Time | nperatur <br> 50 <br> 25 <br> 100 <br> 150 | 200 | 200 <br> 400 $150$ |  | * |  |  | * |  |  | * | * | ns <br> ns <br> ns <br> ns <br> ns <br> ns |

## ELECTRICAL SPECIFICATIONS (CONT)

$T_{A}=+25^{\circ} \mathrm{C}$. Sampling Frequency: $\mathrm{t}_{\mathrm{s}}=100 \mathrm{kHz},+\mathrm{V}_{\mathrm{cc}}=+15 \mathrm{~V},-\mathrm{V}_{\mathrm{cc}}=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{oD}}=+5 \mathrm{~V}$.

|  | ADS807/808JH ${ }^{(1)}$ |  |  | ADS807/808KH |  |  | ADS807/808RH |  |  | ADS807/808SH |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| DIGITAL OUTPUTS (Over <br> Format <br> Coding <br> Logic Levels (3-state output, $\begin{aligned} & V_{\text {of }}\left(I_{\text {sink }}=1.6 \mathrm{~mA}\right) \\ & V_{\text {OH }}(\text { Isounce }=500 \mu \mathrm{~A}) \\ & \mathrm{I}_{\text {LEAKAEE }} \\ & \quad \text { (High } Z \text { State }) \\ & \hline \end{aligned}$ | Bipera TTL co 0.0 +2.4 -5 | e) Paralle Offse atible) $-0.1$ | $\begin{aligned} & \text { inary (B } \\ & +0.4 \\ & +5.0 \end{aligned}$ | $+5$ | * | * |  | * |  |  | * |  | $\begin{aligned} & V \\ & V \\ & \mu A \end{aligned}$ |
| POWER SUPPLIES <br> Rated Voltage <br> $+V_{c c}$ <br> $-V_{c c}$ <br> $V_{D D}$ <br> Current ${ }^{(\theta)}$ <br> $+V_{c c}$ <br> $-V_{c c}$ <br> $V_{D D}$ <br> Power Consumption | $\begin{aligned} & +14.5 \\ & -14.5 \\ & +4.75 \end{aligned}$ | $\begin{gathered} +15 \\ -15 \\ +5.0 \\ \\ 15 \\ 26 \\ 9 \\ 660 \end{gathered}$ | $\begin{gathered} +16 \\ -16 \\ +5.25 \\ \\ 18 \\ 33 \\ 15 \\ 850 \end{gathered}$ | , | *** | * | * | *** |  | * | ** | *** | V <br> V <br> V <br> mA <br> mA <br> mA <br> mW |
| TEMPERATURE RANGE <br> Specification <br> Storage | $\begin{gathered} 0 \\ -65 \\ \hline \end{gathered}$ |  | $\begin{gathered} +70 \\ +150 \end{gathered}$ | * |  | * | * |  | * | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Specifications same as ADS807/808JH.
NOTES: (1) ADS807: For input ranges -5 V to $+5 \mathrm{~V}, 0$ to +10 V . ADS808: For input range $\pm 10 \mathrm{~V}$. (2) Adjustable to zero with external potentiometer. (3) Specifications assume a fixed $50 \Omega$ resistor between Ref Out ( $\operatorname{Pin} 8$ ) and Ref In ( $\operatorname{Pin} 10$ ). Full Scale Error is the difference between the ideal and the actual input voltage at which the digital output makes a transition from $\mathrm{FFE}_{18}$ to $\mathrm{FFF}_{16}$. Ideally this transition point should occur at an analog input voltage 1-1/2 LSB below the nominal full scale voltage.
(4) FSR means Full Scale Range. For ADS807, FSR $=10 \mathrm{~V}$; for $\mathrm{ADS808} \mathrm{FSR}=20 \mathrm{~V}$. (5) Change specifications for unipolar offset, bipolar zero and full-scale error correspond to the change from the initial value $\left(a t 25^{\circ} \mathrm{C}\right)$ to the value at $T_{\text {MIN }}$ or $T_{\text {MAX }}$. (6) Max supply current is specified at rated supply voltages.

## MECHANICAL



## 12-BIT ULTRA-HIGH SPEED A/D CONVERTER

## FEATURES

- HIGH RESOLUTION: 12 bits
- SAMPLE RATE: DC to 10MHz
- HIGH SINAD RATIO: 67dB
- LOW HARMONIC DISTORTION: -71dB
- LOW INTERMODULATION DISTORTION: -70dB
- INPUT RANGE: $\pm 1.25 \mathrm{~V}$
- COMPLETE SUBSYSTEM: Contains Sample/Hold and Reference
- LOW DISSIPATION: 8.5W
$-0^{\circ} \mathrm{C} \mathrm{TO}+70^{\circ} \mathrm{C}$ AND $-25^{\circ} \mathrm{C}$ TO $+85^{\circ} \mathrm{C}$


## DESCRIPTION

The ADC600 is an ultra-high speed analog-to-digital converter capable of digitizing signals at any rate from DC to 10 megasamples per second. Outstanding dynamic range has been achieved by minimizing noise and distortion.

- DIGITAL SIGNAL PROCESSING
- RADAR SIGNAL ANALYSIS
- transient signal recording
- FFT SPECTRUM ANALYSIS
- HIGH-SPEED DATA ACQUISITION
- JAM-RESISTANT SYSTEMS
- SIGINT, ECM, AND EW SYSTEMS
- DIGITAL COMMUNICATIONS
- DIGITAL OSCILLOSCOPES

The ADC600 is a two-step subranging ADC subsystem containing an ADC, sample/hold amplifier, voltage reference, timing, and error-correction circuitry. Laser-trimmed ceramic submodules are mounted on a 17 -square-inch multilayer PC motherboard. Logic is ECL.


## SPECIFICATIONS

ELECTRICAL
$T_{A}=+25^{\circ} \mathrm{C}, 10 \mathrm{MHz}$ sampling rate, $\mathrm{R}_{\mathrm{S}}=50 \Omega, \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD1}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=-52 \mathrm{~V}$, and 15 -minute warmup in normal convection environment, unless otherwise noted

| PARAMETER | CONDITIONS | ADC600K |  |  | ADC600B |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| RESOLUTION |  |  |  | 12 |  |  | * | Bits |
| INPUTS |  |  |  |  |  |  |  |  |
| ANALOG <br> Input Range Input Impedance Input Capacitance | Full scale | -125 | $\begin{gathered} 15 \\ 5 \end{gathered}$ | +125 | * | * | * | $\begin{gathered} V \\ \mathrm{M} \Omega \\ \mathrm{pF} \end{gathered}$ |
| DIGITAL <br> Logic Family Convert Command Pulse Width |  |  | k-Com ative |  | * | * |  | ns |

TRANSFER CHARACTERISTICS

| ACCURACY <br> Gain Error Input Offset Integral Linearity Error Differential Lınearity Error | $\begin{gathered} F=200 \mathrm{~Hz} \\ D C \\ F=200 \mathrm{~Hz} \\ F=200 \mathrm{~Hz} .683 \% \text { of all codes } \\ 997 \% \text { of all codes } \\ 100 \% \text { of all codes } \end{gathered}$ |  | $\pm 01$ $\pm 01$ | $\begin{gathered} \pm 05 \\ \pm 05 \\ 125 \\ 025 \\ 100 \\ +125 \\ -100 \\ \text { none } \end{gathered}$ |  | * |  | $\begin{gathered} \text { \% FSR } \\ \text { \% FSR }{ }^{(11} \\ \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \text { LSB } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONVERSION CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Sample Rate Conversion Time | First conversion | $\begin{aligned} & \mathrm{DC} \\ & 115 \end{aligned}$ | 150 | $\begin{aligned} & 10 \mathrm{M} \\ & 160 \end{aligned}$ | * | * |  | Samples/s ns |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Differential Linearity Error $\begin{aligned} & \text { Total Harmonic Distortion }{ }^{(2)} \\ & \mathrm{F}=48 \mathrm{MHz}(0 \mathrm{~dB}) \\ & \mathrm{F}=058 \mathrm{MHz}(0 \mathrm{~dB}) \\ & \mathrm{F}=24 \mathrm{MHz}(0 \mathrm{~dB}) \\ & \mathrm{F}=058 \mathrm{MHz}(0 \mathrm{~dB}) \end{aligned}$ <br> Two-Tone Intermodulation Distortion ${ }^{(21214}$ $\begin{aligned} \mathrm{F}= & 488 \mathrm{MHz}(-6 \mathrm{~dB}) \\ & 465 \mathrm{MHz}(-6 \mathrm{~dB}) \\ \mathrm{F}= & 240 \mathrm{MHz}(-6 \mathrm{~dB}) \\ & 225 \mathrm{MHz}(-6 \mathrm{~dB}) \end{aligned}$ <br> Signal-to-Noise and Distortion (SINAD) Ratıo $\mathrm{F}=48 \mathrm{MHz}(0 \mathrm{~dB})$ $\mathrm{F}=058 \mathrm{MHz}(0 \mathrm{~dB})$ $\mathrm{F}=24 \mathrm{MHz}(0 \mathrm{~dB})$ $\mathrm{F}=058 \mathrm{MHz}(0 \mathrm{~dB})$ <br> Aperture Time <br> Aperture Jitter <br> Analog Input Bandwidth <br> Small Sıgnal <br> Full Power |  |  | $\begin{gathered} -71 \\ -74 \\ -73 \\ -745 \\ -705 \\ -745 \\ \\ \\ \\ 668 \\ 686 \\ 672 \\ 69 \\ 6 \\ 5 \\ \hline 70 \\ 40 \end{gathered}$ | $\begin{aligned} & 05 \\ & 15 \\ & 20 \end{aligned}$ |  |  |  | $\begin{gathered} \hline \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \\ \mathrm{dBC}^{(3)} \\ \mathrm{dBC} \\ \mathrm{dBC} \\ \mathrm{dBC} \\ \\ \mathrm{dBC} \\ \\ \\ d B C \\ \\ \\ d B \\ d B \\ d B \\ d B \\ \mathrm{ds} \\ \mathrm{ps} R M S \\ \\ \mathrm{MHz} \\ \mathrm{MHz} \end{gathered}$ |
| OUTPUTS |  |  |  |  |  |  |  |  |
| Logıc Family <br> Logic Coding <br> Logic Levels <br> EOC Delay Time <br> Tr and Tf <br> Data Valid Pulse Width | ```Logic "LO" Logic "HI" Data Out to DV 20% to 80% 50%``` | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\begin{gathered} \text { ECL wit } \\ \text { Offs } \epsilon \\ -17 \\ -09 \\ 35 \\ 5 \\ 8 \end{gathered}$ | pull-dow Bınary, |  | e tex <br> ent |  | $\begin{gathered} V \\ V \\ \text { ns } \\ \text { ns } \\ \text { ns } \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |  |
| Supply Voltages $+V_{c c}$ <br>  $-V_{c c}$ <br>  $V_{D D 1}$ <br>  $V_{D D 2}$ <br> Supply Currents $+V_{c c}$ <br>  $-V_{c c}$ <br>  $V_{D D 1}$ <br>  $V_{D D 2}$ <br> Power Consumption | Operatıng <br> Operatıng <br> Operating | $\begin{aligned} & +1425 \\ & -1425 \\ & +475 \\ & -495 \end{aligned}$ | $\begin{gathered} +15 \\ -15 \\ +5 \\ -52 \\ 75 \\ 45 \\ 400 \\ 900 \\ 85 \end{gathered}$ | $\begin{aligned} & +1575 \\ & -1575 \\ & +525 \\ & -546 \end{aligned}$ | * ${ }_{*}$ | * | * | V <br> V <br> V <br> V <br> mA <br> mA <br> mA <br> mA <br> w |

ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)
$\pm \mathrm{V}_{C C}=15 \mathrm{~V}, \mathrm{~V}_{D D 1}=+5 \mathrm{~V}, \mathrm{~V}_{D D 2}=-52 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=50 \Omega$, 15-minute warmup, and $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted

| PARAMETER | CONDITIONS | ADC600K |  |  | ADC600B |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specification Storage | Tcase max Tambient | $\begin{gathered} \hline 0 \\ -40 \\ \hline \end{gathered}$ |  | $\begin{array}{r} +70 \\ +100 \end{array}$ | -25 $*$ |  | ${ }_{+}^{+85}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| ACCURACY |  |  |  |  |  |  |  |  |
| Gain Error <br> Input Offset <br> Integral Linearity Error <br> Differential Linearity Error <br> Sample Rate | F-200Hz DC F 200 Hz F 200 Hz $63 \%$ of all codes $98 \%$ of all codes $100 \%$ of all codes | DC | $\begin{aligned} & \pm 30 \\ & \pm 50 \end{aligned}$ | $\begin{gathered} 15 \\ 05 \\ 125 \\ 15 \\ 10 \\ \hline \end{gathered}$ | * | * | * | $\begin{gathered} \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{LSB} \\ \\ \mathrm{LSB} \\ \mathrm{LSB} \\ \mathrm{LSB} \\ \mathrm{MHz} \\ \hline \end{gathered}$ |

*Same as ADC600K
NOTE (1) FSR full-scale range $25 \mathrm{Vp}-\mathrm{p}$ (2) Units with tested and guaranteed distortion specifications are available on special order-inquire (3) dBC level referred to carrier (ınput sıgnal $\approx 0 \mathrm{~dB}$ ), $F=$ input signal frequency, $\mathrm{F}_{\mathrm{s}}=$ sampling frequency (4) $I M D$ is referred to the larger of the two input test signals If referred to the peak envelope signal $(\approx 0 \mathrm{~dB})$, the intermodulation products will be 6 dB lower

## MECHANICAL



## ABSOLUTE MAXIMUM RATINGS



ORDERING INFORMATION

(1) See Table I for thermal resistance data

## PIN ASSIGNMENTS

| 1 | Common | 21 | Common |
| :---: | :---: | :---: | :---: |
| 2 | $-\mathrm{V}_{\mathrm{cc}}(-15 \mathrm{~V})$ | 22 | Data Valid |
| 3 | $V_{\text {DD2 }}(-52 \mathrm{~V})$ | 23 | Bit 12 (LSB) |
| 4 | $\mathrm{V}_{\mathrm{DD1}}(+5 \mathrm{~V})$ | 24 | Bit 11 |
| 5 | + $\mathrm{V}_{\mathrm{cc}}(+15 \mathrm{~V})$ | 25 | Bit 10 |
| 6 | Common | 26 | Bit 9 |
| 7 | $\mathrm{V}_{\text {DD2 }}(-52 \mathrm{~V})$ | 27 | Bit 8 |
| 8 | $V_{\text {DD } 1}(+5 \mathrm{~V})$ | 28 | Bit 7 |
| 9 | Common | 29 | Bit 6 |
| 10 | $\mathrm{V}_{\mathrm{DD2}}(-52 \mathrm{~V})$ | 30 | Bit 5 |
| 11 | Common | 31 | Bit 4 |
| 12 | Common | 32 | Bit 3 |
| 13 | + $\mathrm{V}_{\mathrm{cc}}(+15 \mathrm{~V})$ | 33 | Bt 2 |
| 14 | $-\mathrm{V}_{\mathrm{cc}}(-15 \mathrm{~V})$ | 34 | Bit 1 (MSB) |
| 15 | $\mathrm{V}_{\text {DD2 }}(-52 \mathrm{~V})$ | 35 | $\overline{\text { Bit } 1}$ (MSB) |
| 16 | $V_{\text {DO1 }}(+5 \mathrm{~V})$ | 36 | $V_{\text {DD2 }}(-52 \mathrm{~V})$ |
| 17 | Common | 37 | Common |
| 18 | $\mathrm{V}_{\text {OD2 }}(-5 \mathrm{2V})$ | 38 | Convert Command |
| 19 | $\mathrm{V}_{\text {DD1 }}(+5 \mathrm{~V})$ | 39 | Analog Input |
| 20 | $\mathrm{V}_{\mathrm{DD2}}(-5 \mathrm{~V})$ | 40 | Analog Input Return |

## TYPICAL PERFORMANCE CURVE



## THEORY OF OPERATION

The ADC600 is a two-step subranging analog-to-digital converter. This architecture is shown in Figure 1. The major system building blocks are: Sample/Hold Amplifier, MSB Flash encoder, DAC and Error Amplifier, LSB Flash Encoder, Digital Error Corrector, and Timing Circuits. The ADC600 uses individually tested and lasertrimmed submodules mounted on a four-layer motherboard to integrate this complex circuit into a complete analog-to-digital converter subsystem with state-of-theart performance.
Conceptually, the subranging technique is simple: sample and hold the input signal, convert to digital with a coarse ADC, convert back to analog with a coarse-resolution (but high-accuracy) DAC, subtract this voltage from the S/H output, amplify this "remainder," convert to digital with a second coarse ADC, and combine the digital output from the first ADC (MSB) with the digital output from the second ADC (LSB). In practice, however,
achieving high conversion speed without sacrificing accuracy is a difficult task.
The analog input signal is sampled by a high-speed sample/hold amplifier with low distortion, fast acquisition time and very low aperture uncertainty (jitter). A diode bridge sampling switch is used to achieve an acceptable compromise between speed and accuracy. The diode bridge switching transients are buffered from the analog input by a high input impedance buffer amplifier. Since the hold capacitor does not appear in the feedback of the diode bridge output buffer the capacitor can acquire the signal in 25 ns . The low-biascurrent output buffer is then required to settle to only the resolution ( 7 bits) of the first (MSB) flash encoder in 25 ns while an additional 60 ns is allowed for settling to the resolution ( 12 bits) of the second (LSB) flash encoder. Sample/hold droop appears as only an offset error and does not affect linearity.
Both the MSB and the LSB flash encoder (ADC) are high-speed 7-bit resolution converters formed by parallelconnecting two 6-bit flash ADCs as shown in Figure 2. The $\mathrm{DAC}+10 \mathrm{~V}$ reference is also used to generate reference voltages for the MSB and LSB encoders to compensate drift errors. Buffering and scaling are performed by $\mathrm{I}_{\mathrm{C} 1}$ and $\mathrm{I}_{\mathrm{C} 2}$. Laser-trimming is used to minimize voltage offset errors and optimize gain (input full-scale range) symmetry.
The subtraction DAC is an ECL 7-bit resolution DAC with 14-bit accuracy. Laser-trimmed thin-film nichrome resistors on sapphire and high-speed bipolar circuitry allow the DAC output to settle to 14-bit accuracy in only 25 ns .

A "remainder" or coarse conversion-error voltage is generated by resistively subtracting the DAC output from the output of the sample/hold amplifier. Before the second (LSB) conversion, the "remainder" is amplified by a wideband fast-settling amplifier with a gain of $32 \mathrm{~V} / \mathrm{V}$. To prevent overload on large amplitude transients, a high-speed FET switch blanks the amplifier input from the beginning of the $\mathrm{S} / \mathrm{H}$ acquisition time to end of the MSB encoder update time.
The timing circuits shown in Figure 3 supply all the critical timing signals necessary for proper operation of the ADC600. Some noncritical timing signals are also generated in the digital error correction circuitry. Timing signals are laser-trimmed for both pulse width and delay. The ECL logic timing delay is stable over a wide range of temperatures and power supply voltages. Basic timing is derived from the output of a three-stage shift register driven by a synchronized 20 MHz oscillator.
The convert command pulse is differentiated by $\mathrm{IC}_{1}$ to allow triggering by pulses from as narrow as 5 ns to as wide as $75 \%$ duty cycle. This differentiated signal sets flip-flop $\mathrm{IC}_{2}$, placing the $\mathrm{S} / \mathrm{H}$ back into its sample mode.
The output of the third stage of the shift register is also differentiated by $\mathrm{IC}_{8}$ and used to generate a strobe for the LSB flash encoder. $\mathrm{R}_{1}$ is laser-trimmed to generate a precise 8 ns pulse while the oscillator frequency is adjusted to trim the strobe pulse delay. $\mathrm{IC}_{4}$ and $\mathrm{IC}_{5}$ comprise the


Figure 2. Block Diagram of the 12-Bit 10MHz ADC600.


Figure 3. 7-Bit Flash Encoder.


FIGURE 3. Schematic of Timing Module.
principal elements of a 20 MHz ring oscillator. $\mathrm{R}_{2}$ and $\mathrm{C}_{2}$ add additional delay and allow laser-trimming for the LSB delay. A blanking pulse to prevent error amplifier overload is generated by the second stage of the shift register. Proper timing is generated by laser-trimming $\mathrm{R}_{3}$ which, along with $\mathrm{C}_{3}$ forms a delay element along with two gates of $\mathrm{IC}_{6}$.
A strobe pulse of the MSB flash encoder is generated and trimmed in a similar circuit using $\mathrm{IC}_{7}$. This technique generates a variable width $\mathrm{S} / \mathrm{H}$ gate pulse which is determined by the conversion command pulse period minus the fixed 67 ns ADC conversion time ADC600 conversion rates are therefore possible above the 10 MHz specification but $\mathrm{S} / \mathrm{H}$ acquisition time is sacrificed and accuracy is rapidly degraded.

The output of the MSB encoder is read into a separate 7-bit latch at the same time the LSB encoder is being strobed. The latched MSB data, along with the LSB data, is then read into a 14 -bit latch 30 ns after the leading edge of the LSB strobe and before being applied to the adder, where the actual error correction takes place. This latch eliminates any critical timing problems that would result when the converter is operated at the maximum conversion rate.

The function of the digital error correction circuitry (Figure 4) is to assemble the 7 -bit words from the two flash encoders into a 12 -bit output word. In addition, the circuit uses the LSB flash encoder strobe to generate timing strobes for both data registers. A data valid (DV) pulse is also generated which is used to indicate when output data can be latched into an external register. This DV pulse is delayed 5 ns after the output data has settled
to allow a sufficient set-up time for an external ECL data latch.
The 14-bit register output is then sent to a 12 -bit adder where the final data output word is created. The MSB data forms the most significant seven bits of a 12-bit word, with the last five bits being assigned zeros. In a similar fashion, the LSB data from the least significant bits form the other input to the adder with the first five bits being assigned zeros. As two 12-bit words are being added, the output of the adder could exceed 12 bits in range; however, the final data output is only a 12 -bit word, so a means of detecting an overrange is included.
To prevent reading erroneous data, the converter data output reads all ones for a full-scale positive input or overrange and reads all zeros for a negative full-scale input or overrange. The data output does not "roll-over" if the converter input exceeds its specified full-scale range of $\pm 1.25 \mathrm{~V}$.

## DISCUSSION OF PERFORMANCE

## DYNAMIC PERFORMANCE TESTING

The ADC600 is a very high performance converter and careful attention to test techniques is necessary to achieve accurate results. Spectral analysis by application of a Fast Fourier Transform (FFT) to the ADC digitial output will provide data on all important dynamic performance parameters: total harmonic distortion (THD), signal-to-noise raito (SNR) or the more severe signal-to-noise-and-distortion ratio (SINAD), total noise and distortion (TND), and intermodulation distortion (IMD).


FIGURE 4. Block Diagram of Digital Error Corrector.

A test setup for performing high-speed FFT testing of analog-to-digital converters is shown in Figure 5. This was used to generate the typical FFT performance curves shown on pages 10 through 13 .
To preserve measurement accuracy, a very low side-lobe window must be applied to the digital data before executing an FFT. A commonly used window such as the Hanning window is not appropriate for testing high performance converters; a minimum four-sample Black-man-Harris window is strongly recommended. ${ }^{(1)}$ To assure that the majority of codes are exercised in the ADC600 (12 bits), a ten-sample average of 512-point FFTs is taken.

## Dynamic Performance Definitions

1. Signal-to-Noise-and-Distortion ${ }^{(2)}$ Ratio (SINAD):

$$
10 \log \frac{\text { sine wave signal power }}{\text { noise }+ \text { harmonic power }}
$$

2. Total Harmonic Distortion (THD):

$$
10 \log \frac{\text { harmonic power (first nine harmonics) }}{\text { sinewave signal power }}
$$

3. Total Noise Distortion (TND):

$$
10 \log \frac{\text { noise power }}{\text { sinewave signal power }}
$$

4. Intermodulation Distortion (IMD):

$$
10 \log \frac{\text { IMD product power }}{\text { sinewave signal power }}
$$

IMD is referenced ${ }^{(3)}$ to the larger of the test signals $f_{1}$ or $f_{2}$. Five "bins" either side of peak are used for calculation of fundamental and harmonic power. The " 0 " frequency bin (DC) is not included in these calculations as it is of little importance in dynamic signal processing applications. Attention to test set-up details can prevent errors that
contribute to poor test results. Important points to remember when testing high performance converters are:

1. The ADC analog input must not be overdriven. Using a signal amplitude slightly lower than FSR will allow a small amount of "headroom" so that noise will not overrange the ADC and "hard limit" on signal peaks.
2. Two-tone tests can produce signal envelopes that exceed FSR. Set each test signal to slightly less than -6 dB to prevent "hard limiting" on peaks.
3. Low-pass filtering (or bandpass filtering) of test signal generators is absolutely necessary for THD and IMD tests. An easily built LC low-pass filter (Figure 6) will eliminate harmonics from the test signal generator.
4. Test signal generators must have exceptional noise performance (better than -155 dBC ) to achieve accurate SNR measurements ${ }^{(4)}$. Good generators together with fifth-order elliptical bandpass filters are recommended for SNR and SINAD tests.
5. The analog input of the ADC600 should be terminated directly at the input pin sockets with the correct filter terminating impedance ( $50 \Omega$ or $75 \Omega$ ) or it should be driven by an OPA600 buffer. Short leads are necessary to prevent digital noise pickup.
6. A low-noise (jitter) clock signal (convert command) generator is required for good ADC dynamic performance. A recommended interface circuit is shown in Figure 7. Short leads are necessary to preserve fast ECL rise times.
7. Two-tone testing will require isolation between test signal generators to prevent IMD generation in the test generator output circuits. An active summing amplifier using an OPA600 is shown in Figure 8. This circuit will provide excellent performance from DC to


FIGURE 5. Test Setup for High Speed FFT Testing.

5 MHz with harmonic and intermodulation distortion products typically better than -70 dBC . A passive hybrid transformer signal combiner can also be used (Figure 9) over a range of about 1 MHz to 30 MHz . The port-to-port isolation will be $\approx 45 \mathrm{~dB}$ between signal generators and the input-output insertion loss will be $\approx 6 \mathrm{~dB}$.
8. A very low side-lobe window must be used for FFT calculation. A minimum four-sample Blackman-Harris window function is recommended. ${ }^{(1)}$
9. Digital data must be latched into an external ECL 12-bit register only by the Data Valid output pulse. Due to the possibility of improper timing, output data cannot be latched by using the convert command!
10. Do not overload the data output logic. These outputs are already provided with internal $680 \Omega$ pull-down resistors tied to -5.2 V .
11. A well-designed, clean PC board layout will assure proper operation and clean spectral response ${ }^{(5)(6)}$. Proper grounding and bypassing, short lead lengths and separation of analog and digital signals and ground returns are particularly important for high frequency circuits. Multilayer PC boards are recommended for best performance, but a two-sided PC board with large, heavy (2oz-foil) ground planes can give excellent results, if carefully designed.
Prototyping "plug-boards" or wire-wrap boards will not be satisfactory.

NOTES.

1. On the Use of Windows for Harmonic Analysis with the Discrete Fourier Transform, Fredric J Harris Proceedings of the IEEE, Vol 66, No 1, January 1978, pp 51-83
2 SINAD test includes harmonics whereas SNR does not include these important spurious products
2. If IMD is referenced to peak envelope power, an improvement of 6 dB
3. Test Report FFT Characterization of Burr-Brown ADC600K, Signal Conversion Ltd., Swansea, Wales, U K
5 MECL System Design Handbook, 3rd Edition, Motorola Corp
4. Motorola MECL, Motorola Corp.


FIGURE 6. Ninth-Order Harmonic Filter.


FIGURE 7. Optional Convert Command Interface Circuit.


FIGURE 8. Active Signal Combiner.


FIGURE 9. Passive Signal Combiner.

TYPICAL FFT SPECTRAL PERFORMANCE
All FFT data 512-point FFT, 10-sample average; minimum 4-sample Blackman-Harris Window
Sample Rate $=\mathbf{1 0 M H z}$, Input Voltage $=$ Full-Scale (0dB)


|  | Level re <br> Full-Scale <br> $(\mathrm{dB})$ |
| ---: | :--- |



|  | Level re <br> Full-Scale |
| ---: | :--- |
| 06055 MHz Fundamental | $=-06$ |
| Harmonics $2 f$ | $=-847$ |
| $3 f$ | $=-846$ |
| 4 f | $=-875$ |
| SINAD | $=696 \mathrm{~dB}$ |
| TND | $=-707 \mathrm{dBC}$ |
| THD | $=-764 \mathrm{dBC}$ |



IMD $04883 \mathrm{MHz}=-80.8$
$41797 \mathrm{MHz}=-763$
$44336 \mathrm{MHz}=-78.9$

TYPICAL FFT SPECTRAL PERFORMANCE (CONT)
All FFT data 512-poınt FFT, 10-sample average, mınımum 4-sample Blackman-Harrıs Window
Sample Rate $=10 \mathrm{MHz}$, Input Voltage $=$ Half-Scale $(-6 \mathrm{~dB})$


|  | Level re <br> Full-Scale <br> $(\mathrm{dB})$ |
| ---: | :--- |




Level re Full-Scale (dB)
$\mathrm{F}_{1} 49219 \mathrm{MHz}=-1235$
$\mathrm{F}_{2} 46484 \mathrm{MHz}=-1245$
Peak Envelope $=-6.7$
IMD $02734 \mathrm{MHz}=-855$
$04883 \mathrm{MHz}=-845$
$47656 \mathrm{MHz}=-863$

All FFT data 512-point FFT, 10-sample average, minımum 4-sample Blackman-Harrıs Window.


TYPICAL FFT SPECTRAL PERFORMANCE (CONT)
All FFT data 512-point FFT, 10-sample average, mınımum 4-sample Blackman-Harris Window


## DIGITIZING INPUT WAVEFORMS

The response of the ADC600 is illustrated by the digitized waveforms of Figure 10 . The 4.99 MHz sine wave near the Nyquist limit is virtually identical to much lower frequency sine wave input. The under-sampled 19.999 MHz sine wave illustrates the ADC600's excellent analog input full-power bandwidth. Figure 11 shows a block diagram of this high-speed digitizer.

## HISTOGRAM TESTING

Histogram testing is used to test differential nonlinearity of the ADC600. This system block diagram is shown in Figure 12 and histogram test results for a typical converter are shown in Figure 13. Note that differential nonlinearity is $1 / 2 \mathrm{LSB}$ at 200 Hz and it shows virtually no degradation near the Nyquist limit of 5 MHz ; there are no missing codes present and the peak nonlinearity does not exceed 1LSB. Histogram testing is a useful performance indicator as the width of all codes can be determined.

## SPECTRUM ANALYZER TESTING

A beat-frequency technique (Figure 14) can be used to view digitized waveforms on an oscilloscope and, with care, this technique can also be used for testing highspeed ADC dynamic characteristics with an analog spectrum analyzer.
In this method a test signal is digitized by the ADC600 and the output digital data is latched into an external ECL latch by the converter Data Valid output pulse driving a divide-by- N counter. The holding register drives a 12-bit video-speed DAC which reconstructs the digital signal back into an analog replica of the ADC600 input. This analog signal also includes distortion products and noise resulting from the digitization, which can be viewed on an ordinary RF spectrum analyzer. Typical results are shown in Figures 15 and 16.
It is important to realize that the distortion and noise measured by this technique include not only that from the ADC600, but also the entire analog-to-analog test

10 MHz Sample rate, $25 \mathrm{Vp}-\mathrm{p}$ input signal


FIGURE 10. Digitized Waveforms (512 points).


FIGURE 11. High-Speed Digitizer.


FIGURE 12. Block Diagram of Histogram Test.
system. Nonlinearity of the reconstruction circuit must be very low to measure a high performance ADC, and this places severe requirements on the DAC, deglitcher, and buffer amplifiers.

Using the high-speed video DAC63 in the analog reconstruction circuit allows excellent test circuit linearity to be achieved. Clocking the DAC (demodulating) at $\mathrm{f}_{\mathrm{c}} / \mathrm{N}$ allows a longer settling time and keeps linearity high in the digital-to-analog portion of the test circuit. Spectrum analyzer dynamic range can be a limiting factor in this method and a sharp notch filter can be used to attenuate the high-level fundamental frequency. Attenuating the fundamental allows the spectrum analyzer to be used on a more sensitive range without generating distortion products within the input of the analyzer.

Note that even though the signal is demodulated at a frequency of sample rate/ N (here $\mathrm{N}=2$ or 4 ), the distortion products still maintain a correct frequency relationship to the fundamental. While this analog technique shows excellent performance, it cannot exclude some distortion products unavoidably generated within the analog reconstruction portion of the test system. For this reason, the digital FFT technique is capable of more accurate high-speed analog/digital converter dynamic performance measurements.

## TIMING

The ADC600 generates all necessary timing signals in laser-trimmed submodules. Only the timing between Convert Command, Output Data, and Data Valid must


FIGURE 13. Histogram Test Results ( 10 MHz Sample Rate).


FIGURE 14. Analog-to-Analog Spectral Analysis by Beat-Frequency Techniques.
be considered. Proper timing is shown in Figure 17. The output data cannot be timed by the conversion clock, since the data from the 12 -bit adder is not guaranteed until the Data Valid pulse is generated.
Data should be latched into an external 12-bit ECL register that can operate reliably with a set-up time of 5 ns minimum (Figure 18).
Logic conversion to TTL can be accomplished by logic level translator ICs (such as 10125 or 10124), but care must be exercised, since TTL is very noisy and maintaining a clean analog signal can be difficult. To preserve the low noise of ECL logic, any conversion to TTL should be done on a separate circuit board which is driven by differential ECL drivers.

1. FAST ${ }^{\text {mm }}$ Applıcatıons Handbook, 1987. Fairchild Semiconductor Corp.
2. Fairchild Advanced CMOS Technology, Technology Seminar Notes, 1985.
3. Impedance Matching Tweaks Advance CMOS IC Testıng, Gerald C. Cox, Electronic Design, April, 1987
4. Grounding for Electromagnetic Compatıblity, Jerry H Bogar, Desıgn News, 23 February, 1987.

## THERMAL REQUIREMENTS

The ADC600 is tested and specified over a temperature range of $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ( K grade) and $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ( B grade). The converters are tested in a forced-air environment with a 10 SCFM air flow. The ADC600 can be operated in a normal convection ambient-air environment if submodule case temperature does not exceed the upper limit of its specification. ${ }^{(1)}$
High junction temperature can be avoided by using forced-air cooling, but it is not required at moderate ambient temperatures. Worst-case junction temperature ( $\theta_{\mathrm{JC}}$ ) and top-surface submodule ( $\theta_{\mathrm{CA}}$ ) are presented in Table I to aid the designer in determining cooling requirements.

[^12]

FIGURE 15. Analog-to-Analog Harmonic Distortion.


FIGURE 16. Analog-to-Analog Two-Tone IMD.

TABLE I. Cooling Requirement Factors.

| Submodule | Power Dissipation (W) | $25^{\circ} \mathrm{C}$ Ambient Air Normal Convection |  | Package Type |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\theta_{\text {Jc }}\left({ }^{\circ} \mathbf{C} / \mathrm{W}\right)$ | $\theta_{\text {CA }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |  |
| SHC600 | 15 | 287 | 233 | 24-pın |
| SM10343 | 16 | 175 | 244 | 24-pın |
| SM10344 | 16 | 106 | 213 | 32-pin |
| SM10345 | 16 | 175 | 219 | 24-pın |
| SM10346 | 21 | 86 | 167 | 40-pın |
| SM10347 | 11 | 173 | 282 | 40-pın |



FIGURE 17. ADC600 Timing Diagram.

## ENVIRONMENTAL SCREENING

The inherent reliability of a semiconductor device is controlled by the design, materials, and fabrication of the device-it cannot be improved by testing. However, the use of environmental screening can eliminate the majority of those units which would fail early in their lifetimes (infant mortality) through the application of carefully selected accelerated stress levels. Burr-Brown Q models are environmentally-screened versions of our standard industrial products, designed to provide enhanced reliability. The screening illustrated in Table II is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient way of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883
other than those specified. Burr-Brown's detailed procedures may vary slightly, model-to-model, from those in MIL-STD-883. Table III shows the board-level screening flow for ADC600Q.

TABLE II. Screening Flow for ADC600Q (active components).

| Screen | $\begin{aligned} & \text { MIL-STD-883, } \\ & \text { Method, } \\ & \text { Condition } \end{aligned}$ | Screening Level |
| :---: | :---: | :---: |
| Internal Visual | Burr-Brown QC4118 |  |
| Electrical Test | Burr-Brown test procedure |  |
| High Temperature Storage <br> (Stabilization Bake) | 1008 | 24 hour, $+125^{\circ} \mathrm{C}$ |
| Temperature Cycling | 1010 | 10 cycles, $-55^{\circ} \mathrm{C}$ to $-125^{\circ} \mathrm{C}$ |
| Constant Acceleration | 2001. A | 2000 G, Y Axis only |
| Burn-In | 1015, D | $\begin{gathered} 160 \text { hour, }+85 \text { or }+70^{\circ} \mathrm{C}, \\ \text { steady-state } \\ \hline \end{gathered}$ |
| Hermeticity Fine Leak Gross Leak | 1014, C | bubble test only. preconditioning omitted |
| Final Electrical | Burr-Brown test procedure |  |
| External Visual | $\begin{aligned} & \text { Burr-Brown } \\ & \text { QC5150 } \end{aligned}$ |  |

TABLE III. Screening Flow for ADC600Q (board level).

| Screen | MIL-STD-883, <br> Method, <br> Condition | Screening <br> Level |
| :--- | :---: | :---: |
| External Visual | Burr-Brown <br> QC Specification |  |
| Electrical Test | Burr-Brown <br> Data Sheet | 24 hour, $+125^{\circ} \mathrm{C}$ |
| Stablilization Bake | 1008 | 160 hour, $+85^{\circ} \mathrm{C}$ or <br> $+70^{\circ} \mathrm{C}$ steady-state |
| Burn-In | $1015, \mathrm{D}$ |  |
| Final Electrical | Burr-Brown <br> Data Sheet | Burr-Brown <br> QC Specification |
| Final External <br> Visual |  |  |



FIGURE 18. ECL/TTL Logic Interface.


## 12-Bit 900ns

## ANALOG-TO-DIGITAL CONVERTER

## FEATURES

## - 12-BIT RESOLUTION <br> - $\pm 0.012 \%$ LINEARITY ERROR <br> - NO MISSING CODES $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (S GRADE) <br> - CONVERSION TIME: 900ns <br> - 2-CHIP DESIGN <br> - 32-PIN CERAMIC DIP PACKAGE

## DESCRIPTION

The ADC601 is a high speed Duolithic ${ }^{\text {TM }}$ (two integrated circuits) successive approximation analog-todigital converter. This unique two-chip design utilizes a bipolar thin film IC to preserve high speed analog accuracy and a high speed CMOS IC to perform digital logic control.

It is complete with internal reference, clock and comparator and is packaged in a 32 -pin ceramic DIP. Conversion time is set at the factory to 900 ns . Serial and parallel output performance is guaranteed with no missing codes over the full input voltage, power supply, and temperature operating temperature range. The gain and offset errors may be externally adjusted to zero.
Internal scaling resistors are provided for the selection of analog signal input ranges of 0 V to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$. The ADC601's input is specifically designed to be easily driven with minimal disturbance to the driving amplifier.
Output codes are available in complementary binary for unipolar inputs and bipolar offset binary for bipolar inputs.
Alldigital input and outputs are TTL-compatible. Power supply requirements are $\pm 15 \mathrm{~V}$ and +5 V .


## SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}_{\mathrm{c}}=+25^{\circ} \mathrm{C}, 900 \mathrm{~ns}$ conversion time, $\pm \mathrm{V}_{\mathrm{cc}}=15 \mathrm{~V},+\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{v}$, and 6-minute warm-up in a normal convection environment unless otherwise noted.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{ADC601JG} \& \multicolumn{3}{|c|}{ADC601KG/SG} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline RESOLUTION \& \& \& \& 12 \& \& \& , \& Bits \\
\hline \multicolumn{9}{|l|}{INPUTS} \\
\hline ANALOG \& Full Scale Full Scale \& \& \(\pm 5, \pm 10\)
0 to -10
1.4
2.4 \& \& \& * \& \& \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mathrm{k} \Omega \\
\mathrm{k} \Omega
\end{gathered}
\] \\
\hline \begin{tabular}{l}
DIGITAL \\
Convert Command
\end{tabular} \& \multicolumn{8}{|l|}{Logic "0 to 1" starts conversion. Logic "1 to 0" resets logic with minimum "0" of 50 ns .} \\
\hline \multicolumn{9}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Gain Error \({ }^{11}\) \\
Offset Error \({ }^{11}\) : Unipolar Bipolar \\
Linearity Error: \(0.9 \mu \mathrm{~s}\) Conversion Time Differential Linearity Error: \(0.9 \mu \mathrm{~s}\) Conversion Time
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{DC} \\
\& \mathrm{DC}
\end{aligned}
\] \& \& \[
\begin{gathered}
\pm 0.08 \\
\pm 0.07 \\
\pm 0.02 \\
\pm 0.024 \\
\pm 0.024
\end{gathered}
\] \& \& \& \[
\begin{gathered}
\pm 0.04 \\
\pm 0.05 \\
* \\
\pm 0.012
\end{gathered}
\] \& \& \begin{tabular}{l}
\% \\
\(\%\) of FSR \(^{(2)}\) \\
\% of FSR \\
\% of FSR \\
\% of FSR
\end{tabular} \\
\hline \begin{tabular}{l}
CONVERSION TIME \\
Factory Set
\end{tabular} \& \& \& 0.9 \& 1.0 \& \& * \& * \& \(\mu \mathrm{s}\) \\
\hline \begin{tabular}{l}
DRIFT \\
Gain \\
Offset: Unipolar Bipolar
\end{tabular} \& \[
\begin{aligned}
\& T_{\text {MIN }} \text { to } T_{\text {Max }} \\
\& T_{\text {MIN }} \text { to } T_{\text {MAX }} \\
\& T_{\text {MIN }} \text { to } T_{\text {MAX }}
\end{aligned}
\] \& \& \begin{tabular}{l}
\(\pm 15\) \\
\(\pm 3\) \\
\(\pm 5\) \\
\hline
\end{tabular} \& \& \& \begin{tabular}{c}
\(\pm 10\) \\
\(\pm 2\) \\
\(\pm 3\) \\
\hline
\end{tabular} \& \& ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) ppm of \(\mathrm{FSR} /{ }^{\circ} \mathrm{C}\) ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
\hline \multicolumn{9}{|l|}{OUTPUT} \\
\hline \begin{tabular}{l}
DIGITAL DATA \\
Parallel \\
Output Codes: Unipolar Bipolar \\
Status \\
Internal Clock: \\
Frequency (without external clock adjustment)
\end{tabular} \& \& \& \begin{tabular}{l}
Comple \\
Logic
\end{tabular} \& ementary ipolar O "1" duri \& traigh et Binar Conv \& \begin{tabular}{l}
inary \\
ion
\end{tabular} \& \& MHz \\
\hline \multicolumn{9}{|l|}{POWER SUPPLY REQUIREMENTS} \\
\hline Power Consumption
Rated Voltage:

Analog $\left( \pm \mathrm{V}_{\mathrm{cc}}\right)$

Digital $\left(+\mathrm{V}_{\text {Do }}\right)$ \& \& $\pm 14.25$ $+4.75$ \& \[
$$
\begin{gathered}
1.5 \\
\pm 15.0 \\
+5.0
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\pm 15.75 \\
+5.25
\end{gathered}
$$

\] \& * \& * \& * \& \[

$$
\begin{gathered}
\text { W } \\
\text { VDC } \\
\text { VDC } \\
\hline
\end{gathered}
$$
\] <br>

\hline \multicolumn{9}{|l|}{TEMPERATURE RANGE} <br>

\hline Specification \& $$
\begin{array}{lr}
\hline \mathrm{T}_{\text {CASE }} & \mathrm{JG}, \mathrm{KG} \\
& \mathrm{SG}
\end{array}
$$ \& 0 \& \& +70 \& \[

-55

\] \& \& \[

+125

\] \& \[

$$
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
$$
\] <br>

\hline
\end{tabular}

* Same specifications as for ADC601JG

NOTES: (1) Adjustable to zero. (2) FSR means Full Scale Range. For example, unit connected for $\pm 10 \mathrm{~V}$ has 20V FSR. (3) Conversion time is factory-set to approximately $900 \mathrm{~ns}\left(+25^{\circ} \mathrm{C}\right)$. No missing Codes is guaranteed over $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {max }}$

MECHANICAL


PIN CONFIGURATION


## ABSOLUTE MAXIMUM RATINGS



# 12-BIT 10MHz SAMPLING ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- HIGH SPURIOUS-FREE DYNAMIC RANGE
- SAMPLE RATE: DC to 10 MHz
- HIGH SIGNAL/NOISE RATIO: 68.2dB
- HIGH SINAD RATIO: 66dB
- LOW HARMONIC DISTORTION: -69.6dBC
- LOW INTERMOD. DISTORTION: -77.7dBC
- COMPLETE SUBSYSTEM: Contains

Sample/Hold and Reference

- 46-PIN DIP PACKAGE
- $0^{\circ} \mathrm{C}$ TO $+70^{\circ} \mathrm{C}$ AND $-55^{\circ} \mathrm{C}$ TO $+125^{\circ} \mathrm{C}$


## DESCRIPTION

The ADC603 is an high performance analog-to-digital converter capable of digitizing signals at any rate from DC to 10 megasamples per second. Outstanding spuri-ous-free dynamic range has been achieved by minimizing noise and distortion. Complete static and dynamic test results are furnished with each KH and SH grade unit at no additional cost.

## APPLICATIONS

- dIGITAL SIGNAL PROCESSING
- RADAR SIGNAL ANALYSIS
- TRANSIENT SIGNAL RECORDING
- FFT SPECTRUM ANALYSIS
- HIGH-SPEED DATA ACQUISITION
- IR IMAGING SYSTEMS
- DIGITAL RECEIVERS
- SIGINT, ESM, AND EW SYSTEMS
- DIGITAL OSCILLOSCOPES

The ADC603 is a two-step subranging ADC sub-system containing an ADC, sample/hold amplifier, voltage reference, timing, and error-correction circuitry in a 46 -pin hybrid DIP package. Logic is TTL. Two temperature ranges are available: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}(\mathrm{JH}, \mathrm{KH})$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}(\mathrm{RH}, \mathrm{SH})$. A fully militarized version (ADC603SH/883B) is available from BurrBrown's Military Products Division.


[^13] Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP Telex: 66-6491 - FAX:(602) 889-1510

## SPECIFICATIONS

## ELECTRICAL

$T_{c}=+25^{\circ} \mathrm{C}, 10 \mathrm{MHz}$ sampling rate, $\mathrm{R}_{\mathrm{s}}=50 \Omega, \pm \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{~V},+\mathrm{V}_{\mathrm{DD} 1}=+5 \mathrm{~V},-\mathrm{V}_{\mathrm{DD} 2}=-5.2 \mathrm{~V}$, and $15-$ minute warmup in convection environment, unless otherwise noted.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{ADC603JH/RH} \& \multicolumn{3}{|c|}{ADC603KH/SH} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline RESOLUTION \& \& \& \& 12 \& \& \& 12 \& BITS \\
\hline \multicolumn{9}{|l|}{INPUTS} \\
\hline \begin{tabular}{l}
ANALOG \\
Input Range Input Impedance Input Capacitance DIGITAL \\
Logic Family Convert Command Pulse Width
\end{tabular} \& \begin{tabular}{l}
Full scale \\
Start Conversion \(t=\) Conversion Period
\end{tabular} \& \[
-1.25
\]
\[
10
\] \& \[
\begin{gathered}
1.5 \\
5
\end{gathered}
\] \& \begin{tabular}{l}
\(+1.25\) \\
TTL Co Positiv t-20
\end{tabular} \& patible Edge \&  \& * \& V \(M \Omega\) pF ns \\
\hline \multicolumn{9}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Gain Error Input Offset Integral Linearity Error Differential Linearity Error \\
Missing Codes Power Supply Rejection
\end{tabular} \& \[
\begin{gathered}
f=200 \mathrm{~Hz} \\
\quad \mathrm{DC} \\
\mathrm{f}=200 \mathrm{~Hz}: \quad \begin{array}{l}
68.3 \% \text { of all codes } \\
\\
\\
\\
\\
\\
\\
19.7 \% \% \text { of all codes } \\
\\
\Delta+V_{c \mathrm{cc}}= \pm 10 \% \\
\Delta-V_{\mathrm{cc}}= \pm 10 \% \\
\Delta+V_{\text {DD1 }}= \pm 10 \% \\
\Delta-V_{D D 2}= \pm 10 \%
\end{array} \\
\hline
\end{gathered}
\] \& \& \(\pm 0.2\)
\(\pm 0.2\)
0.75
0.3
0.4
0.5
none
\(\pm 0.03\)
\(\pm 0.04\)
\(\pm 0.004\)
\(\pm 0.01\) \& \(\pm 2\)
\(\pm 2\) \& \& \(\pm 0.1\)
\(\star\)
0.5
0.25
0.3
0.4
none
\(*\)
\(*\)
\(*\) \& \(\pm 1\)
\(\pm 0.75\)
1
0.5
0.65
0.75

$\pm 0.07$
$\pm 0.07$
$\pm 0.03$

$\pm 0.03$ \& | \%FSR ${ }^{(1)}$ |
| :--- |
| \%FSR |
| LSB |
| LSB |
| LSB |
| LSB |
| \%FSR/\% |
| \%FSR/\% |
| \%FSR/\% |
| \%FSR/\% | <br>

\hline \multicolumn{9}{|l|}{CONVERSION CHARACTERISTICS} <br>

\hline Sample Rate Pipeline Delay \& Logic Selectable \& DC \& $$
1,2 \text { or }
$$ \& \[

$$
\begin{aligned}
& 10 \mathrm{M} \\
& \text { Convert }
\end{aligned}
$$

\] \& \[

$$
\begin{gathered}
\mathrm{DC} \\
\text { mmand }
\end{gathered}
$$
\] \& riods \& 10M \& Samples/s <br>

\hline \multicolumn{9}{|l|}{DYNAMIC CHARACTERISTICS} <br>

\hline Differential Linearity Error \& | $\mathrm{f}=4.9 \mathrm{MHz}:$ | $68.3 \%$ of all codes |
| :--- | :--- |
|  | $99.7 \%$ of all codes |
|  | $100 \%$ of all codes | \& \& 0.3

0.75
1.0 \& \& \& 0
0.5
0.6 \& 0.5
1.0

1.25 \& $$
\begin{aligned}
& \text { LSB } \\
& \text { LSB } \\
& \text { LSB }
\end{aligned}
$$ <br>

\hline $$
\begin{aligned}
& \text { Total Harmonic Distortion }{ }^{(2)} \\
& \begin{array}{l}
f=5.00 \mathrm{MHz}(-0.5 \mathrm{~dB}) \\
f=100 \mathrm{kHz}
\end{array}
\end{aligned}
$$ \& \[

f_{s}=9.99 \mathrm{MHz}
\] \& \& -68

-70 \& \& \& -69.6
-72.1 \& -64

-66 \& $$
\begin{aligned}
& \mathrm{dBC}^{(3)} \\
& \mathrm{dBC}
\end{aligned}
$$ <br>

\hline Two-Tone Intermodulation Distortion ${ }^{(2)(4)}$

$$
\begin{aligned}
& f=2.20 \mathrm{MHz}(-6.5 \mathrm{~dB}) \\
& f=2.50 \mathrm{MHz}(-6.5 \mathrm{~dB})
\end{aligned}
$$ \& \[

f_{s}=8.006 \mathrm{MHz}
\] \& \& -75 \& \& \& -77.7 \& -71 \& dBC <br>

\hline Signal-to-Noise and Distortion (SINAD) Ratio

$$
\begin{aligned}
& f=5.00 \mathrm{MHz}(-0.5 \mathrm{~dB}) \\
& f=100 \mathrm{kHz}(-0.5 \mathrm{~dB})
\end{aligned}
$$ \& \[

\mathrm{f}_{\mathrm{s}}=9.99 \mathrm{MHz}

\] \& \& \[

$$
\begin{aligned}
& 65 \\
& 67
\end{aligned}
$$

\] \& \& 62 \& 66.0 \& \& \[

$$
\begin{aligned}
& d B \\
& d B
\end{aligned}
$$
\] <br>

\hline $$
\begin{aligned}
& \text { Signal-to-Noise Ratio (SNR) } \\
& f=5.00 \mathrm{MHz}(-0.5 \mathrm{~dB}) \\
& \mathrm{f}=100 \mathrm{kHz}(-0.5 \mathrm{~dB})
\end{aligned}
$$ \& \[

\mathrm{f}_{\mathrm{s}}=9.99 \mathrm{MHz}

\] \& \& 67 \& \& 64 \& 68.2 \& \& \[

d B
\]

$$
d B
$$ <br>

\hline Aperture Time \&  \& \& 5
9 \& \& \& * \& 9

20 \& $$
\begin{gathered}
\text { ns } \\
\text { os RMS }
\end{gathered}
$$ <br>

\hline | Analog Input Bandwidth ( -3 dB ) |
| :--- |
| Small Signal |
| Full Power |
| Overload Recovery Time | \& -20dB input OdB input $2 \times$ Full-Scale input \& \& 70

40
80 \& \& 50

30 \& * \& \[
140

\] \& | MHz |
| :--- |
| MHz |
| ns | <br>

\hline \multicolumn{9}{|l|}{OUTPUTS} <br>

\hline | Logic Family |
| :--- |
| Logic Coding |
| Logic Levels |
| EOC Delay Time |
| Tri-State Enable/Disable Time Data Valid Pulse Width | \& | Logic Selectable |
| :--- |
| Logic "LO" $\mathrm{I}_{\mathrm{oL}}=-3.2 \mathrm{~mA}$ Logic " Hl " $\mathrm{IOH}_{\mathrm{OH}}=160 \mu \mathrm{~A}$ Data Out to DV $\mathrm{I}_{\mathrm{aL}}=-6.4 \mathrm{~mA}, 50 \%$ In to $50 \%$ Out | \&  \& | Comple |
| :--- |
| +0.3 |
| +3.5 |
| 35 |
| 37 |
| 45 | \& \[

$$
\begin{gathered}
\text { TTLCC } \\
\text { nent or In } \\
+0.8 \\
+5.0 \\
\\
100 \\
60 \\
\hline
\end{gathered}
$$

\] \& | mpatible |
| :---: |
| 0 |
| +2.4 |
| 5 |
| 20 | \& \[

$$
\begin{gathered}
\text { Comple } \\
+0.3 \\
+3.5 \\
35 \\
37 \\
45 \\
\hline
\end{gathered}
$$
\] \& nt

$$
\begin{gathered}
+0.5 \\
+5.0 \\
\\
100 \\
60 \\
\hline
\end{gathered}
$$ \& \[

$$
\begin{gathered}
\text { V } \\
\text { V } \\
\text { ns } \\
\text { ns } \\
\text { ns } \\
\hline
\end{gathered}
$$
\] <br>

\hline \multicolumn{9}{|l|}{POWER SUPPLY REQUIREMENTS} <br>

\hline  \& | Operating |
| :--- |
| Operating |
| Operating | \& \[

$$
\begin{gathered}
+14.25 \\
-14.25 \\
+4.75 \\
-4.95
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
+15 \\
-15 \\
+5 \\
-5.2 \\
+60 \\
-60 \\
+280 \\
-565 \\
6.1 \\
\hline
\end{gathered}
$$
\] \& +15.75

-15.75
+5.25
-5.46 \& +14.25
-14.25
+4.75

-4.95 \& $$
\begin{gathered}
+15 \\
-15 \\
+5 \\
-5.2 \\
+60 \\
-60 \\
+280 \\
-565 \\
6.1 \\
\hline
\end{gathered}
$$ \& +15.75

-15.75
+5.25
-5.46
+80
-80
+330

-630 \& $$
\begin{gathered}
\mathrm{V} \\
\mathrm{~V} \\
\mathrm{~V} \\
\mathrm{~V} \\
\mathrm{~mA} \\
\mathrm{~mA} \\
\mathrm{~mA} \\
\mathrm{~mA} \\
\mathrm{~W} \\
\hline
\end{gathered}
$$ <br>

\hline
\end{tabular}

* Same as ADC603JH/RH.


## SPECIFICATIONS

## ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

$\pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V},+\mathrm{V}_{D D 1}=+5 \mathrm{~V},-\mathrm{V}_{D D 2}=-5.2 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=50 \Omega, 15$-minute warmup, and $\mathrm{T}_{\mathrm{C}}=\mathrm{T}_{\mathrm{MN}}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{ADC603JH/RH} \& \multicolumn{3}{|c|}{ADC603KH/SH} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline \multicolumn{9}{|l|}{TEMPERATURE RANGE} \\
\hline Specification \& \[
\begin{array}{ll}
T_{\text {CASE }} \max \& \mathrm{JH}, \mathrm{KH} \\
\& \mathrm{RH}, \mathrm{SH}
\end{array}
\] \& \[
\begin{gathered}
0 \\
-55
\end{gathered}
\] \& \& \[
\begin{gathered}
+70 \\
+125
\end{gathered}
\] \& * \& \& * \& \[
\begin{aligned}
\& { }^{\circ} \mathrm{C} \\
\& { }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \multicolumn{9}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Gain Error Input Offset Integral Linear Error Differential Linearity Error \\
Missing Codes Power Supply Rejection
\end{tabular} \&  \& \& \[
\begin{gathered}
\pm 0.4 \\
\pm 0.4 \\
0.75 \\
0.4 \\
0.5 \\
0.75 \\
\text { none } \\
\pm 0.04 \\
\pm 0.05 \\
\pm 0.004 \\
\pm 0.02
\end{gathered}
\] \& \(\pm 2\) \& \& 0.6
0.3
0.4
0.6
\(*\)
\(*\)
\(*\) \& \[
\begin{gathered}
\pm 1.5 \\
\pm 1 \\
1.25 \\
0.6 \\
0.75 \\
1 \\
\pm 0.08 \\
\pm 0.08 \\
\pm 0.05 \\
\pm 0.05
\end{gathered}
\] \& \begin{tabular}{l}
\%FSR \\
\%FSR \\
LSB \\
LSB \\
LSB \\
LSB \\
\%FSR/\% \\
\%FSR/\% \\
\%FSR/\% \\
\%FSR/\%
\end{tabular} \\
\hline \multicolumn{9}{|l|}{CONVERSION CHARACTERISTICS} \\
\hline Sample Rate \& \& DC \& \& 10M \& DC \& \& 10M \& Samples/s \\
\hline \multicolumn{9}{|l|}{DYNAMIC CHARACTERISTICS} \\
\hline \begin{tabular}{l}
Differential Linearity Error \\
Total Harmonic Distortion \({ }^{(2)}\)
\[
\begin{aligned}
\& f=5.00 \mathrm{MHz}(-0.5 \mathrm{~dB}) \\
\& f=100 \mathrm{kHz}
\end{aligned}
\] \\
Two-Tone Intermodulation Distortion
\[
\begin{aligned}
f= \& 2.20 \mathrm{MHz}(-6.5 \mathrm{~dB}) \\
\& 2.500 \mathrm{MHz}(-6.5 \mathrm{~dB})
\end{aligned}
\] \\
Signal-to-Noise and Distortion (SINAD) Ratio
\[
\begin{aligned}
\& f=5.00 \mathrm{MHz}(-0.5 \mathrm{~dB}) \\
\& f=100 \mathrm{kHz}(-0.5 \mathrm{~dB})
\end{aligned}
\] \\
Signal-to-Noise Ratio (SNR)
\[
\begin{aligned}
\& f=5.00 \mathrm{MHz}(-0.5 \mathrm{~dB}) \\
\& \mathrm{f}=100 \mathrm{kHz}(-0.5 \mathrm{~dB})
\end{aligned}
\] \\
Aperture Delay Time \\
Aperture Jitter \\
Analog Input Bandwidth ( -3 dB ) \\
Small Signal \\
Full Power \\
Overload Recovery Time
\end{tabular} \&  \& \& \[
\begin{gathered}
\hline 0.5 \\
1 \\
1.25 \\
-67 \\
-69 \\
-72 \\
\\
\\
\\
65 \\
66 \\
\\
67 \\
68 \\
6 \\
10 \\
70 \\
40 \\
80
\end{gathered}
\] \& \& 60
62
62
64

50
30 \& 0.4
0.6
0.7
-68.8
-69.5
-74.4

65.4
66.5
68.0
69.5
$*$
$*$

$*$ \& $$
\begin{gathered}
0.75 \\
1.25 \\
1.5 \\
-62 \\
-64 \\
-68 \\
\\
\\
\\
\\
10 \\
20
\end{gathered}
$$ \& LSB

LSB
LSB
dBC
$d B C$
$d B C$

$d B$
$d B$
$d B$
$d B$
$n s$
$\mathrm{~ns} R M S$
MHz
MHz
ns <br>
\hline \multicolumn{9}{|l|}{OUTPUTS} <br>

\hline | Logic Levels |
| :--- |
| EOC Delay Time |
| Trı-State Enable/Disable Time Data Valid Pulse Width | \& \[

$$
\begin{gathered}
\text { Logic "LO", } \mathrm{I}_{\mathrm{OL}}=-6.4 \mathrm{~mA} \\
\text { Logic "HI", } \mathrm{I}_{\mathrm{OH}}=160 \mu \mathrm{~A} \\
\text { Data Out to } \mathrm{DV} \\
\mathrm{I}_{\mathrm{oL}}=-6.4 \mathrm{~mA}, 50 \% \text { In to } 50 \% \text { Out }
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
0 \\
+2.4 \\
5 \\
\\
20
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
+0.3 \\
+3.5 \\
35 \\
42 \\
45
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
+0.8 \\
+5.0 \\
\\
100 \\
60
\end{gathered}
$$
\] \& ** \&  \& +0.5

$*$ \& $$
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~ns} \\
& \mathrm{~ns} \\
& \mathrm{~ns}
\end{aligned}
$$ <br>

\hline \multicolumn{9}{|l|}{POWER SUPPLY REQUIREMENTS} <br>

\hline  \& | Operating |
| :--- |
| Operating | \& \& +65

-61
+285
-570

6.1 \& \& \& * \& $$
\begin{gathered}
+80 \\
-80 \\
+333 \\
-630
\end{gathered}
$$ \& \[

$$
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA} \\
& \mathrm{~mA} \\
& \mathrm{~mA} \\
& \mathrm{~W}
\end{aligned}
$$
\] <br>

\hline
\end{tabular}

* Same as ADC603JH/RH.

NOTES: (1) FSR: Full-Scale Range $=2.5 \mathrm{Vp}$-p. (2) Units with tested and guaranteed distortion specifications are available on special order-inquire. (3) $\mathrm{dBC}=$ level refered to carrier-input signal $\approx 0 \mathrm{~dB}$ ); $F=$ input frequency; $\mathrm{F}_{\mathrm{s}}=$ sampling frequency. (4) IMD is referred to the larger of the two input test signals. If referred to the peak envelope signal $(\approx 0 \mathrm{~dB})$, the intermodulation products will be 6 dB lower.

MECHANICAL
H Package- Metal and Ceramic


Pin 1 designator marked on bottom.


NOTE: Leads in true position within 0.01 " $(0.25 \mathrm{~mm}) R$ at MMC at seating plane. Pin material and plating composition conform to method 2003 (solderability of MIL-STD-883 (excep paragraph 3.2)

## PIN ASSIGNMENTS

```
Common (Case)
    DNC
    +V VO1 (+5V) Analog
    S/H Out
    A/D In
    - VNC2 (-5.2V) Analog
    DNC
    DNC
    BIt 1(MSB)
    Bit 2
    Bit 3
    Bit 4
    Bit }
    Bit 5
    Bit }
    Bit }
    Bit }
    Bit }1
    Bit }1
    Bit }12\mathrm{ (LSB)
    +\mp@subsup{V}{DD1 ( + +5V) Digital}{}
    Data Valid Output
    Common (Digital)
    t
        12 (LSB)
```

Common (Analog) Analog Signal In $+\mathrm{V}_{\mathrm{cc}}(+15 \mathrm{~V})$ Analog $-V_{c c}(-15 \mathrm{~V})$ Analog $-\mathrm{V}_{\text {DD2 }}(-5.2 \mathrm{~V})$ Analog
DNC
DNC
DNC
DNC
Gain Adjust Offset Adjust Common (Analog) $+\mathrm{V}_{\mathrm{cc}}(+15 \mathrm{~V})$ Analog $-\mathrm{V}_{c c}(-15 \mathrm{~V})$ Analog Common (Analog) $-\mathrm{V}_{\mathrm{DD2}}(-5.2 \mathrm{~V})$ Digital $+V_{001}(+5 \mathrm{~V})$ Analog 1 Pipeline Delay in 0 Pipeline Delay in Output Logic Invert in Common (Digital) Tri-State Enable In Convert Command In

## ORDERING INFORMATION



ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Screening Flow for ADC603/MIL.

| Screen | MIL-STD-883, Method, Condition | Screening Level |
| :---: | :---: | :---: |
| Internal Visual | 2017 |  |
| Electrical Test | Burr-Brown test procedure |  |
| High Temperature Storage <br> (Stabilization Bake) | 1008 | 24 hour, $+125^{\circ} \mathrm{C}$ |
| Temperature Cycling | 1010 | 10 cycles, $-55^{\circ} \mathrm{C}$ to $-125^{\circ} \mathrm{C}$ |
| Constant Acceleration Burn-In <br> Hermeticity: Fine Leak Gross Leak | $\begin{aligned} & 2001, A \\ & 1015, D \\ & 1014, C \end{aligned}$ | 2000G; Y Axis only <br> 160 hour, $+125^{\circ} \mathrm{C}$, steady-state <br> bubble test only, preconditioning omitted |
| Final Electrical | Burr-Brown test procedure |  |
| External Visual | 2009 |  |

Pipeline Delay Selection Logic.

| Pin Number | Data Latched by <br> Convert Command |  | Data Latched by <br> Data Valid Strobe |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{N}-3$ | $\mathrm{~N}-2$ | $\mathrm{~N}-1$ |
| 28 | HI | LO | HI |
| 29 | HI | HI | LO |

Digital Data Logic Coding.

| Input <br> Voltage | $\|c\|$ <br>  <br>  <br> Complement (BTC) <br> PIn 27 = LO | Binar Tal Data Output Logic Coding <br> Complement (BTC) <br> Pin 27 = HI |
| :--- | :---: | :---: |
|  | 011111111111 | 100000000000 |
| +FS -1 LSB | 011111111110 | 100000000001 |
| +3/4 FS | 000111111111 | 111000000000 |
| +1/2 FS | 001111111111 | 110000000000 |
| +1 LSB | 000000000000 | 111111111111 |
| Bipolar Zero | 111111111111 | 000000000000 |
| -1 LSB | 111111111110 | 000000000001 |
| -1/2 FS | 101111111111 | 010000000000 |
| -3/4 FS | 100111111111 | 01100000000 |
| -FS -1 LSB | 100000000001 | 01111111110 |
| -FS (-1.25V) | 100000000000 | 01111111111 |

ADC603 BLOCK DIAGRAM-A Two-step Subranging Architecture.


TIMING DIAGRAM-Convert Command Strobe Timing.


TIMING DIAGRAM—Data Valid Strobe Timing.


INTERFACE CIRCUIT-Digital Output Strobed by Data Valid Pulse. Supply Connection Shown: Power Supplies and Grounds Shared by Analog and Digital Pins.


INTERFACE CIRCUIT-Digital Output Strobed by Convert Command Pulse. Supply Connection Shown: Power Supplies and Grounds Shared by Analog and Digital Pin:


POWER SUPPLY CONNECTIONS.
Supply Connection Shown: Separate Analog and Digital Power Supplies and Ground Planes.


POWER SUPPLY CONNECTIONS.
Supply Connection Shown: Separate Analog and Digital Power Supplies and Ground Planes with Noise Filtering. (Recommended Circuit)


AUDIO, COMMUNICATIONS, DSP D/A CONVERTERS

HEAT SINK-Transfers Heat from the DIP Package into a Copper Ground Plane.

## BURR-BROWN®



# 16-Bit 500 kHz SAMPLING A/D CONVERTER SYSTEM 

## FEATURES

- CONVERSION RATE: DC TO 500kHz
- NO MISSING CODES AT 16 BITS
- SPURIOUS-FREE DYNAMIC RANGE: 107dB
- LOW NONLINEARITY: $\pm 0.0015 \%$
- SELECTABLE INPUT RANGES: $\pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}$, 0 to $+10 \mathrm{~V}, 0$ to $+5 \mathrm{~V},-10 \mathrm{~V}$ to 0
- LOW POWER DISSIPATION: 2.8W typical Including Sample/Hold
- METAL AND CERAMIC DIP PACKAGES


## DESCRIPTION

The ADC701 is a very high speed 16-bit analog-todigital converter based on a three-step subranging architecture. Outstanding dynamic performance is achieved with the SHC702 companion Sample/Hold amplifier. Both devices use hybrid construction for applications where reliability, small size, and low power consumption are especially important.

## APPLICATIONS

- MEDICAL IMAGING
- SONAR
- PROFESSIONAL AUDIO RECORDING
- AUTOMATIC TEST EQUIPMENT
- HIGH PERFORMANCE FFT SPECTRUM ANALYSIS
- ULTRASOUND SIGNAL PROCESSING
- HIGH SPEED DATA ACQUISITION
- REPLACES DISCRETE MODULAR ADCs

Excellent linearity and stability are assured through use of a new ultra-precise monolithic D/A converter and a low-drift reference circuit. Custom monolithic op amps provide very high bandwidth and low noise in all sections of the analog signal path. Logic is CMOS/TTL compatible and is designed for maximum flexibility.


International Alrport Industrial Park - Malling Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP . Telex: 66-6491 • FAX: (602) 889-1510

## SPECIFICATIONS

## ELECTRICAL (ADC701 ONLY)

$T_{A}=+25^{\circ} \mathrm{C}, 500 \mathrm{kHz}$ sampling rate, $\pm \mathrm{V}_{\mathrm{cC}}= \pm 15 \mathrm{~V}, \pm \mathrm{V}_{\mathrm{DD1}}= \pm 5 \mathrm{~V},+\mathrm{V}_{\mathrm{DD2}}=+5 \mathrm{~V}$, and five minute warmup in a convection environment, unless otherwise noted.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{ADC701JH} \& \multicolumn{3}{|c|}{ADC701KH} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline RESOLUTION \& \& \& \& 16 \& \& \& , \& Bits \\
\hline \multicolumn{9}{|l|}{INPUTS} \\
\hline \begin{tabular}{l}
ANALOG \\
Voltage Ranges \\
Resistance \\
Input Capacitance \\
DIGITAL \\
Logic Family Convert Command Pulse Width
\end{tabular} \& \begin{tabular}{l}
Unipolar Bipolar 0 to +5 V Range \\
0 to \(+10 \mathrm{~V},-10\) to \(0, \pm 5 \mathrm{~V}\) Ranges \(\pm 10 \mathrm{~V}\) Range All Ranges \\
Start Conversion \(t=\) Conversion Period
\end{tabular} \& \[
\begin{array}{r}
2.45 \\
4.9 \\
9.8 \\
\\
\\
50
\end{array}
\] \& \[
\begin{gathered}
2.5 \\
5.0 \\
10.0 \\
5
\end{gathered}
\] \& \[
\begin{gathered}
+5,0 \text { to } \\
\pm 5, \\
2.55 \\
5.1 \\
10.2 \\
\\
\\
\text { L-Compa } \\
\text { Rising } \\
\mathrm{t}-50
\end{gathered}
\] \& \begin{tabular}{l}
\[
10,-10
\] \\
0 \\
* \\
* \\
le CM dge
\end{tabular} \&  \& * \& V V \(\mathrm{k} \Omega\) \(\mathrm{k} \Omega\) \(\mathrm{k} \Omega\) pF ns \\
\hline \multicolumn{9}{|l|}{TRANSFER CHARACTERISTICS} \\
\hline \begin{tabular}{l}
ACCURACY \\
Gain Error \({ }^{(1)}\) \\
Power Supply Sensitivity of Gain Input Offset Error") \\
Power Supply Sensitivity of Offset Integral Linearity Error \({ }^{(2)}\) Differential Linearity Error \({ }^{(2)}\) \\
No Missing Codes Noise
\end{tabular} \& 0 to +10V Range \(\pm 10 \mathrm{~V}\) Range All Ranges, All Supplies 0 to +10V Range \(\pm 10 \mathrm{~V}\) Range All Ranges, All Supplies
\[
R_{\text {SOURCE }} \leq 50 \Omega
\] \& \& \begin{tabular}{c}
\(\pm 0.03\) \\
\(\pm 0.03\) \\
\(\pm 0.005\) \\
\(\pm 1\) \\
\(\pm 5\) \\
\(\pm 0.006\) \\
\(\pm 0.002\) \\
\(\pm 0.0006\) \\
uaranteed \\
0.5 \\
\hline
\end{tabular} \& \(\pm 0.1\)
\(\pm 0.1\)
\(\pm 0.1\)
\(\pm 3\)
\(\pm 10\)
\(\pm 0.1\)
\(\pm 0.003\)
\(\pm 0.0012\) \& \& \begin{tabular}{l}
\(\pm 0.0015\) \\
aranteed
\end{tabular} \&  \& \begin{tabular}{l}
\% \\
\% \\
\%/V \\
mV \\
mV \\
\%FSR/V \\
\(\%\) FSR \(^{(3)}\) \\
\%FSR \\
LSB RMS
\end{tabular} \\
\hline \multicolumn{9}{|l|}{CONVERSION CHARACTERISTICS} \\
\hline Sample Rate Conversion Time \({ }^{(4)}\) \& Unadjusted Unadjusted \& DC \& 1.45 \& \[
\begin{gathered}
500 \\
1.5
\end{gathered}
\] \& * \& * \& * \& \[
\begin{gathered}
\overline{\mathrm{kHz}} \\
\mu \mathrm{~s}
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{OUTPUTS} \\
\hline \begin{tabular}{l}
DIGITAL \\
Logic Family \\
Data Coding \\
Logic "0" Levels ( \(\mathrm{V}_{\mathrm{ol}}\) ) \\
Logic "1" Levels ( \(\mathrm{V}_{\mathrm{OH}}\) ) \\
Data Valid Setup Time Before Strobe \\
INTERNAL REFERENCE \\
Voltage \\
Current Available to External Loads
\end{tabular} \& Unipolar Ranges Bipolar Ranges \(\mathrm{l}_{\mathrm{oL}} \leq 3.2 \mathrm{~mA}\) \(\mathrm{I}_{\mathrm{OH}} \leq 80 \mu \mathrm{~A}\) Both Edges
\[
\mathrm{R}_{\mathrm{LOAO}} \geq 5 \mathrm{k} \Omega
\] \& \[
\begin{array}{r}
4.0 \\
75 \\
\\
+9.995 \\
2 \\
\hline
\end{array}
\] \& \[
\begin{gathered}
0.1 \\
4.9 \\
125 \\
\\
+10.000 \\
5
\end{gathered}
\] \& TL-Compatib Straight Offset 0.4
\[
+10.005
\] \& e CM Binary nary \& * \& * \& \begin{tabular}{l}
V \\
V ns \\
V \\
mA
\end{tabular} \\
\hline \multicolumn{9}{|l|}{POWER SUPPLY REQUIREMENTS} \\
\hline \begin{tabular}{l}
\begin{tabular}{rl} 
Supply Voltages: \& \(+V_{c c}\) \\
\& \(-V_{c c}\) \\
\& \(+V_{D D 1}\) \\
\& \(-V_{D D 1}\) \\
\& \(+V_{D D 2}\) \\
Supply Currents: \& \(+l_{c C}\) \\
\& \(-I_{c C}\) \\
\& \(+l_{D D 1}\) \\
\& \(-I_{D D 1}\) \\
\& \(+I_{D D 2}\)
\end{tabular} \\
Power Dissipation
\end{tabular} \& \begin{tabular}{l}
Operating \\
Operating \\
Nominal Voltages
\end{tabular} \& +14.25
-14.25
+4.75
-4.25
+4.25 \& +15
-15
+5
-5
+5
25
33
45
37
133
1.95 \& \[
\begin{gathered}
+15.75 \\
-15.75 \\
+5.25 \\
-6.0 \\
+5.25 \\
30 \\
45 \\
55 \\
50 \\
150 \\
2.3
\end{gathered}
\] \& ** \& *** \&  \& \begin{tabular}{l}
V \\
V \\
V \\
V \\
V \\
mA \\
mA \\
mA \\
mA \\
mA \\
W
\end{tabular} \\
\hline \multicolumn{9}{|l|}{PERFORMANCE OVER TEMPERATURE} \\
\hline \begin{tabular}{l}
Specification Temperature Range Gain Error Input Offset Error \\
Integral Linearity Error \({ }^{(2)}\) \\
Differential Linearity Error \({ }^{(2)}\) \\
No Missing Codes \\
Reference Output Drift \\
Drift of Conversion Time \\
Sample Rate
\end{tabular} \& \begin{tabular}{l}
\(T_{A} \min\) to \(T_{A} \max\) \\
All Ranges All Unipolar Ranges All Bipolar Ranges \\
Unadjusted With Clock Adjustment
\end{tabular} \& +15

DC \& $\pm 10$
$\pm 1$
$\pm 1$
$\pm 0.2$
$\pm 0.05$
Typical
$\pm 3$

+3 \& $$
\begin{gathered}
+55 \\
\pm 15 \\
\pm 5 \\
\pm 5 \\
\\
\\
+4 \\
500
\end{gathered}
$$ \& 0 \& $*$

$*$
$*$
$*$
*
aranteed
*

* \& +70
$*$
$*$
$\pm 0.5$
$\pm 0.3$ \& ${ }^{\circ} \mathrm{C}$
$\mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$\mathrm{ppm} / \mathrm{FSR}^{\circ} \mathrm{C}$
$\mathrm{ppm} \mathrm{FSR} /{ }^{\circ} \mathrm{C}$
$\mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$\mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$\mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$\mathrm{ns} /{ }^{\circ} \mathrm{C}$
kHz <br>
\hline
\end{tabular}

[^14]
## SPECIFICATIONS

## ELECTRICAL (SHC702 ONLY)

$T_{A}=+25^{\circ} \mathrm{C}, 500 \mathrm{kHz}$ sampling rate, $\pm \mathrm{V}_{\mathrm{cc}}= \pm 15 \mathrm{~V},+\mathrm{V}_{\mathrm{DDI}}=+5 \mathrm{~V}$, and five minute warmup in a convection environment, unless otherwise noted.

| PARAMETER | CONDITIONS | SHC702JM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUTS (Without Input Buffer) |  |  |  |  |  |
| ANALOG <br> Voltage Range Resistance Capacitance <br> DIGITAL <br> Logic Family Input Loading |  | $\begin{gathered} \pm 10.25 \\ 0.98 \end{gathered}$ | $\begin{gathered} \pm 11 \\ 1.00 \\ 3 \end{gathered}$ <br> LSTTL $2$ | 1.02 | V <br> $\mathrm{k} \Omega$ <br> pF <br> LSTTL Loads |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |
| ACCURACY <br> Gain <br> Gain Error <br> Linearity Error <br> Offset Error <br> Charge Offset (Pedestal) Error <br> Droop Rate <br> Dynamic Nonlinearity <br> Power Supply Sensitivity | $\mathbf{R}_{\text {source }}=0 \Omega$ $\mathbf{R}_{\text {sounce }}=0 \Omega$ Sample Mode Sample Mode Sample/Hold Mode, $\mathbf{R}_{\text {sounce }} \leq 50 \Omega$ Hold Mode Sample/Hold Mode Offset Plus Charge Offset, All Supplies |  | -1 $\pm 0.02$ $\pm 0.0003$ $\pm 0.5$ $\pm 0.5$ $\pm 0.2$ $\pm 0.0005$ $\pm 0.003$ | $\begin{aligned} & \pm 0.1 \\ & \pm 3 \\ & \pm 5 \\ & \pm 2 \end{aligned}$ | $\begin{gathered} \text { VN } \\ \% \\ \% F S R \\ m V \\ m V \\ \mu V / \mu \mathrm{s} \\ \% F R R \\ \% F S R N \end{gathered}$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |
| Acquisition Time <br> Sample-to-Hold Settling Time ${ }^{(5)}$ <br> Aperture Delay Time <br> Aperture Uncertainty (Jitter) <br> Slew Rate <br> Small Signal Bandwidth <br> Full-Power Bandwidth <br> Feedthrough Rejection | $\begin{gathered} 10 \mathrm{~V} \text { step to } \pm 150 \mu \mathrm{~V} \\ 5 \mathrm{~V} \text { step to } \pm 150 \mu \mathrm{~V} \\ \text { to } \pm 150 \mu \mathrm{~V} \end{gathered}$ $\begin{aligned} V_{\text {IN }} & = \pm 1 \mathrm{~V} \\ V_{\text {IN }} & = \pm 10 \mathrm{l} \end{aligned}$ <br> Hold Mode, 10Vp-p Square Wave Input |  | $\begin{gathered} 600 \\ 500 \\ 120 \\ 20 \\ 10 \\ 150 \\ 3.1 \\ 2 \\ 0.001 \\ \hline \end{gathered}$ | 25 | ns ns ns ns ps RMS $\mathrm{V} / \mu \mathrm{s}$ MHz MHz $\%$ |
| OUTPUT |  |  |  |  |  |
| Voltage Range Output current Short Circuit Protection Output Impedance | $\begin{aligned} & R_{\text {LOAD }} \geq 1 \mathrm{k} \Omega \\ & R_{\text {LOAD }}=0 \Omega \\ & D C \end{aligned}$ | $\begin{gathered} \pm 10.25 \\ \pm 40 \end{gathered}$ | $\pm 11$ <br> Indefinite 0.01 | 0.1 | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| INPUT BUFFER CHARACTERISTICS |  |  |  |  |  |
| INPUT <br> Impedance <br> Bias Current <br> Offset Voltage <br> Voltage Range <br> DYNAMIC CHARACTERISTICS <br> Slew Rate <br> Full-Power Bandwidth <br> Settling Time <br> OUTPUT <br> Output Current <br> Short Circuit Protection | $\begin{gathered} V_{\mathbb{N}}= \pm 10 \mathrm{~V} \\ R_{\text {sounce }} \leq 10 \mathrm{k} \Omega \end{gathered}$ $V_{\mathrm{N}}= \pm 10 \mathrm{~V}$ $10 \mathrm{~V} \text { step to } \pm 150 \mu \mathrm{~V}$ $R_{\text {LOAD }}=0 \Omega$ | $\pm 10.25$ <br> 20 <br> $\pm 15$ | $\begin{gathered} 10^{13}\| \| 3 \\ \pm 2 \\ \pm 0.3 \\ \pm 11 \\ \\ 35 \\ 570 \\ 1.7 \\ \pm 20 \\ \text { Indefinite } \\ \hline \end{gathered}$ | $\pm 15$ $\pm 1.5$ | $\Omega \\| p F$ <br> pA <br> mV <br> V <br> V/ $\mu \mathrm{s}$ <br> kHz <br> $\mu \mathrm{s}$ <br> mA |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |
| Voltage: $+V_{c c}$ <br>  $-V_{c c}$ <br>  $+V_{\text {cDi }}$ <br> Current: $+I_{c c}$ <br>  $-I_{c c}$ <br>  $+I_{\text {DD }}$ <br> Power Dissipation  | Operating <br> Operating <br> Nominal Voltages | $\begin{array}{r} +13.5 \\ -13.5 \\ +4.75 \end{array}$ | $\begin{gathered} +15 \\ -15 \\ +5 \\ 33 \\ 18 \\ 5 \\ 790 \end{gathered}$ | $\begin{gathered} +16.5 \\ -16.5 \\ +5.25 \\ 40 \\ 25 \\ 10 \\ 990 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mW} \end{gathered}$ |
| PERFORMANCE OVER TEMPERATURE |  |  |  |  |  |
| Specification Temperature Range Sample/Hold Gain Error Sample/Hold Offset Error Sample/Hold Charge Offset Error Droop Rate Buffer Offset Error | $\begin{gathered} T_{A} \min \text { to } T_{A} \max \\ R_{\text {sOURCE }}=0 \Omega \\ R_{\text {SOURCE }} \leq 50 \Omega \\ R_{\text {SOURCE }} \leq 50 \Omega \\ R_{\text {SOURCE }} \leq 10 \mathrm{k} \Omega \end{gathered}$ | -25 | $\begin{gathered} \pm 1 \\ \pm 10 \\ \pm 10 \\ \\ \pm 3 \end{gathered}$ | $\begin{gathered} +85 \\ \pm 5 \\ \pm 30 \\ \pm 80 \\ \pm 50 \\ \pm 15 \end{gathered}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mu \mathrm{~V} / \mu \mathrm{s} \\ \mu \mathrm{~V} / \mathrm{C} \end{gathered}$ |

NOTES: (1) Adjustable to zero. Tested and guaranteed for 0 to +10 V and $\pm 10 \mathrm{~V}$ ranges only. (2) Peak-to-peak based on $99.9 \%$ of all codes. (3) FSR means fullscale range and depends on the input range selected. (4) ADC conversion time is defined as the time that the Sample/Hold must remain in the Hold mode, l.e. the duration of the Sample/Hold command. This time must be added to the Sample/Hold acqusition time to obtain the total system throughput time. (5) Glven for reference only - this time overlaps with the ADC701 conversion time and does not affect system throughput rate.

## SPECIFICATIONS

## ELECTRICAL (COMBINED ADC701/SHC702)

$T_{A}=+25^{\circ} \mathrm{C}, 500 \mathrm{kHz}$ sampling rate, $\pm \mathrm{V}_{\mathrm{cC}}= \pm 15 \mathrm{~V}, \pm \mathrm{V}_{\mathrm{DO}}= \pm 5 \mathrm{~V},+\mathrm{V}_{\mathrm{DO2}}=+5 \mathrm{~V}$, and five minute warmup in a convection environment, $\pm 5 \mathrm{~V}$ input range unless othenwise noted.

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Sample Rate | Unadjusted | DC |  | 500 | kHz |
| Dynamic Nonlinearity |  |  | $\pm 0.002$ |  | \%FSR |
| Total Harmonic Distortion (THD) | $\mathrm{f}_{\mathrm{N}}=20 \mathrm{kHz}(-0.3 \mathrm{~dB})$ |  | 0.00068 |  | \% |
|  | $\mathrm{f}_{\mathrm{N}}=199 \mathrm{kHz}(-0.2 \mathrm{~dB})$ |  | 0.0078 |  | \% |
| Spurious-Free Dynamic Range (SFDR) | $\mathrm{f}_{\mathrm{N}}=20 \mathrm{kHz}(-0.3 \mathrm{~dB})$ |  | 107.1 |  | dB |
|  | $f_{\text {w }}=199 \mathrm{kHz}(-12 \mathrm{~dB})$ |  | 93.8 |  | $\mathrm{dB}^{\text {d }}$ |
| Two-Tone Intermodulation Distortion (IMD) | $\mathrm{f}_{1}=195 \mathrm{kHz}(-6.5 \mathrm{~dB}), \mathrm{f}_{2}=200 \mathrm{kHz}(-6.5 \mathrm{~dB})$ |  | -81.4 |  | dBC |
|  | $f_{1}=195 \mathrm{kHz}(-12.5 \mathrm{~dB}), f_{2}=200 \mathrm{kHz}(-12.5 \mathrm{~dB})$ |  | -86.2 |  | dBC |
| Signal-to-Noise-Ratio (SNR) Total Power Dissipation | $\begin{gathered} \mathrm{f}_{\mathrm{w}}=5 \mathrm{kHz}(-0.5 \mathrm{~dB}) \\ \text { Operating } \end{gathered}$ |  | 93 2.8 | 3.25 | dB W |

MECHANICAL (ADC701)


PIN ASSIGNMENTS (ADC701)

| 1 | Bit 1/9 (Bit $1=$ MSB $)$ | 40 | $-\mathrm{V}_{\text {DO1 }}(-5 \mathrm{~V})$ Digital |
| :---: | :---: | :---: | :---: |
| 2 | Bit $2 / 10$ | 39 | Common (Analog) |
| 3 | Bit 3/11 | 38 | $+\mathrm{V}_{\text {DO1 }}(+5 \mathrm{~V}$ ) Analog |
| 4 | Bit 4/12 | 37 | Reference (Gain) Adjust |
| 5 | Bit 5/13 | 36 | +10V Reference Output ${ }^{(2)}$ |
| 6 | Bit 6/14 | 35 | Common (Reference) |
| 7 | Bit 7/15 | 34 | DNC |
| 8 | Bit 8/16 | 33 | Common (Analog) |
| 9 | DNC ${ }^{(4)}$ | 32 | +10V Reference Input ${ }^{(2)}$ |
| 10 | $+\mathrm{V}_{\text {DD2 }}(+5 \mathrm{~V})$ Digital | 31 | Input $D^{(1)}$ |
| 11 | Common (Digital) | 30 | Input $C^{(1)}$ |
| 12 | Data Strobe | 29 | Common (Signal) |
| 13 | High/Low Byte Select | 28 | input ${ }^{\text {(1) }}$ |
| 14 | Convert Command | 27 | Input $A^{(1)}$ |
| 15 | Sample/Hold Control ${ }^{(3)}$ | 26 | $-V_{c c}(-15 V)$ Analog |
| 16 | Common (Digital) | 25 | Common (Power) |
| 17 | Common (Digital) | 24 | $+\mathrm{V}_{\mathrm{cc}}(+15 \mathrm{~V})$ Analog |
| 18 | Clock Adjust | 23 | DNC |
| 19 | Common (Digital) | 22 | Offset Adjust |
| 20 | $+\mathrm{V}_{\text {D02 }}(+5 \mathrm{~V})$ Digital | 21 | Offset Adjust |

NOTES: (1) Refer to Input Connection Table. (2) Reference Input is normally connected to Reference Output, unless an external 10 V reference is used. (3) Sample/Hold Control goes high to activate Hold mode. (4) DNC = Do Not Connect.

ADC701 INPUT CONNECTION TABLE

| INPUT RANGE: | CONNECT $\mathrm{V}_{\text {IM }}$ TO | CONNECT REF IN TO |
| :---: | :---: | :---: |
| 0 to +10 V | Input A and Input D | - |
| $\pm 10 \mathrm{~V}$ | Input A | Input $D$ |
| $\pm 5 \mathrm{~V}$ | Input A and Input B | Input $D$ |
| -10 V to 0 | Input A and Input B | Input C and Input $D$ |
| 0 to +5 V | Input B and Input C | - |

ABSOLUTE MAXIMUM RATINGS (ADC701)

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

MECHANICAL (SHC702)
M Package- Metal


| DIM | INCHES |  | MILLMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN |  | MAX | MIN | MAX |
| A | 1.365 | 1.385 | 34.67 | 35.18 |  |
| B | .79 | .810 | 20.07 | 20.57 |  |
| C | .170 | .25 | 4.32 | 6.35 |  |
| D | .016 | .021 | .41 |  | .53 |
| G | .100 BASIC |  | 2.54 BASIC |  |  |
| H | .125 | .150 | 3.18 |  | 3.81 |
| K | .150 | .300 | 3.81 |  | 7.62 |
| L | .600 BASIC |  | 15.24 BASIC |  |  |
| R | .080 | .110 | 2.03 | 2.79 |  |

NOTE: Leads in true position within $0.01^{\prime \prime}(0.25 \mathrm{~mm}) R$ at MMC at seating plane. Pin material and plating composition conform to method 2003 (solderability of MIL-STD-883 (except paragraph 3.2)


## PIN ASSIGNMENTS (SHC702)

| 1 | Sample/Hold Output | 24 | $+\mathrm{V}_{\text {cc }}(+15 \mathrm{~V})$ Analog |
| :---: | :---: | :---: | :---: |
| 2 | $N C^{(3)}$ | 23 | Common (Power) |
| 3 | NC | 22 | $-\mathrm{V}_{\infty}(-15 \mathrm{~V})$ Analog |
| 4 | NC | 21 | Common (Analog) |
| 5 | NC | 20 | NC |
| 6 | NC | 19 | NC |
| 7 | NC | 18 | NC |
| 8 | NC | 17 | Buffer Amp Input ${ }^{(2)}$ |
| 9 | $+\mathrm{V}_{\text {DD } 1}(+5 \mathrm{~V})$ Analog | 16 | NC |
| 10 | Common (Digital) | 15 | Common (Signal) |
| 11 | Hold Input ${ }^{11}$ | 14 | Buffer Amp Output |
| 12 | Hold Input ${ }^{1 /}$ | 13 | Analog input |

## ABSOLUTE MAXIMUM RATINGS (SHC702)

$\pm{ }^{\circ}$ ..... $\pm 18 \mathrm{~V}$
$+V_{D O}$ ..... $+7 \mathrm{~V}$
Analog and Buffer Inputs ..... $\pm V$
Outputs

$\qquad$
Indefinite Short to Common Logic Inputs $\qquad$ -0.5 V to $\left(+\mathrm{V}_{001}+0.3 \mathrm{~V}\right)$
Case Temperature $\qquad$
Junction Temperature $+150^{\circ} \mathrm{C}$
Stora Tempre
Power Dissipation $-65^{\circ} \mathrm{C}$ to $+165^{\circ} \mathrm{C}$ .. 1.5 W Stresses above these ratings may permanently damage the device.

NOTES: (1) Hold mode is activated only when pin 12 is low and pin 11 is high. For normal use with ADC701, pin 12 is grounded and pin 11 is connected to ADC701 Sample/Hold control (ADC701 pin 15). (2) if the buffer amp is not used, pin 17 should be grounded. (3) $\mathrm{NC}=$ No Internal Connection.

## SYSTEM TIMING DIAGRAM



## ADC701 DIGITAL I/O

Refer to the system timing diagram (page 5). The conversion process is initiated by a rising edge on the Convert Command input. This will immediately bring the Sample/Hold Command output to a logic high state (HOLD mode).
After the ADC701 conversion is completed (approximately $1.5 \mu \mathrm{~s}$ after the Convert Command edge), the Sample/Hold Command falls to a low state, enabling the sample/hold to begin acquisition of the next input sample. However, the ADC701 internal clock continues to run so that the output data may be processed.
There are two methods of reading data from the ADC:

1) Strobed Output-This will usually be the easiest and fastest method. The data are presented sequentially as high and low bytes of the total 16 bit word. The sequence HIGHLOW or LOW-HIGH is controlled by the state of the High/

Low Byte Select input (Pin 13). The first byte is valid on the rising edge of the Data Strobe output; the second byte is valid on the falling edge.
2) Polled Output-With this method the user waits until the Data Strobe output falls, and then manually selects high and low output data by means of the High/Low Byte Select input (Pin 13). This polling procedure may be carried out during the subsequent ADC conversion cycle, but two precautions must be observed: First, the user should avoid switching the High/Low Byte Select immediately before or after the next Convert Command. This will prevent digital switching noise from coupling into the system at the instant of analog sampling. Second, the polling sequence must be completed before the ADC begins to strobe out data from the subsequent conversion.

## TYPICAL DYNAMIC PERFORMANCE (ADC701/SHC702) ${ }^{(1)}$




| Input Frequency |  | 199.005126953 kHz |  |
| :--- | ---: | :--- | ---: |
| Fundamental | -0.7 dB | 4th Harmonic | -1115 dB |
| 2nd Harmonic | -81.4 dB | 5th Harmonic | -97.0 dB |
| 3rd Harmonic | -89.4 dB | 6th Harmonic | -112.5 dB |




NOTE: (1) Sampling Rate $=500.0000000000 \mathrm{kHz}$. 16,384 point FFT, non-windowed. Noise floor limited by synthesized generators.

# High-Speed ANALOG-TO-DIGITAL CONVERTER 

## FEATURES

- 12-bIT RESOLUTION
- $\pm 0.012 \%$ LINEARITY ERROR MAXIMUM (C GRADE)
- NO MISSING CODES $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (S GRADE)
- HIGH SINAD RATIO: 72dB
- LOW HARMONIC DISTORTION: -73dB
- CONVERSION TIME: 500ns, 8 bits
$670 n s, 10$ bits
$1.5 \mu \mathrm{~s}, 12$ bits


## DESCRIPTION

The ADC803 is a high speed successive approximation analog-to-digital converter utilizing state-of-the-art IC and laser-trimmed thin film components.

It is complete with internal reference, clock, and comparator and is packaged in a 32-pin metal package. Conversion time is set at the factory to $1.5 \mu \mathrm{~s}$.
With user-adjusted conversion time set at $1 \mu \mathrm{~s}$, $\pm 1$ LSB accuracy can be achieved. The gain and offset errors may be externally trimmed to zero.
Internal scaling resistors are provided for the selection of analog signal input ranges of 0 V to $-10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and $\pm 10 \mathrm{~V}$.
Output codes available are complementary binary for unipolar inputs and bipolar offset binary for bipolar inputs.
All digital inputs and outputs are TTL-compatible. Power supply requirements are $\pm 15 \mathrm{~V}$ and +5 V .


[^15]
## SPECIFICATIONS

## ELECTRICAL

At $+25^{\circ} \mathrm{C}$, rated power supplies, $15 \mu$ s conversion tıme, and after 6-mınute warm-up unless otherwise noted.

| MODEL | ADC803CM |  |  | ADC803BM |  |  | ADC803SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| RESOLUTION |  |  | 12 |  |  | 12 |  |  | 12 | Bits |
| INPUTS |  |  |  |  |  |  |  |  |  |  |
| ANALOG $\begin{aligned} & \text { Voltage Ranges Bipolar } \\ & \text { Unipolar } \\ & \text { Impedance }-10 \mathrm{~V} \text { to } 0 \mathrm{~V}, \pm 5 \mathrm{~V} \\ & \pm 10 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} \pm 5, \pm 10 \\ 0 \text { to }-10 \\ 14 \\ 24 \end{gathered}$ |  |  | * |  |  | * |  | $\begin{gathered} V \\ V \\ k \Omega \\ k \Omega \end{gathered}$ |
| DIGITAL <br> Convert Command Logic Loading |  | Negative pulse 50ns wide (mın) trailing edge (0 to 1) initiates conversion <br> 4 |  |  |  |  |  |  |  | TTL Loads |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |
| ACCURACY <br> Gaın Error ${ }^{(1)}$ <br> Offset Error ${ }^{(1)}$ Unıpolar Bipolar <br> Linearity Error <br> $15 \mu$ s Conversion Time <br> $10 \mu$ s Conversion Time <br> Differential Linearity Error <br> $15 \mu$ s Conversion Time <br> $10 \mu$ s Conversion Time <br> Inherent Quantization Error |  | $\begin{gathered} \pm 004 \\ \pm 005 \\ \pm 002 \\ \\ \pm 0009 \\ \pm 0015 \\ \pm 0012 \\ \\ 1 / 2 \end{gathered}$ | $\begin{aligned} & \pm 01 \\ & \pm 0.2 \\ & \pm 01 \\ & \\ & \pm 0012 \\ & \pm 0020 \\ & \\ & \pm 0015 \\ & \pm 0024 \end{aligned}$ |  | $\begin{gathered} \pm 008 \\ \pm 007 \\ * \\ \\ \pm 0020 \\ \\ \pm 0024 \\ \quad * \end{gathered}$ | $\begin{array}{r}  \pm 02 \\ \pm 03 \\ \pm 02 \\ \pm 0020 \\ \pm 0020 \end{array}$ |  | $\begin{gathered} +004 \\ * \\ * \\ \pm 0 \end{gathered}$ | $+01$ * * $\pm 0015$ | \% <br> \% of FSR ${ }^{(2)}$ \% of FSR <br> \% of FSR <br> \% of FSR <br> \% of FSR <br> \% of FSR <br> LSB |
| POWER SUPPLY SENSITIVITY $\begin{aligned} \text { Gain and Offset } & +15 \mathrm{VDC} \\ & -15 \mathrm{VDC} \\ & +5 \mathrm{VDC} \\ \text { Conversion Time } & +15 \mathrm{VDC} \\ & -15 \mathrm{VDC} \\ & +5 \mathrm{VDC} \end{aligned}$ |  | $\begin{gathered} \pm 00036 \\ \pm 00005 \\ \pm 0001 \\ \pm 07 \\ \text { None } \\ \pm 08 \end{gathered}$ |  |  | * |  |  | * |  | $\begin{gathered} \% \text { of FSR/ } / \% V_{c c} \\ \% \text { of FSR/ } / \% V_{c c} \\ \% \text { of FSR/ } / \% V_{D D} \\ \% / \% V_{c c} \\ \% / \% V_{c c} \\ \% / \% V_{D D} \end{gathered}$ |
| CONVERSION TIME <br> Factory Set Range of Adjustments | $\begin{aligned} & 13 \\ & 08 \end{aligned}$ |  | $\begin{array}{r}15 \\ 22 \\ \hline\end{array}$ | * |  | * | * |  | * | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| DRIFT <br> Gain <br> Offset Unipolar Bipolar <br> Linearity Error $-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ <br> $15 \mu$ s Conversion Time <br> $10 \mu$ s Conversion Time $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ <br> $17 \mu \mathrm{~s}$ Conversion Time, $\max { }^{(4)}$ <br> Differentıal Linearity Error $-25^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ <br> $15 \mu$ s ConversionTime <br> $10 \mu \mathrm{~s}$ Conversion Time $-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}$ <br> $17 \mu$ s Conversion Time, maxa ${ }^{(4)}$ <br> Conversion Time <br> No Missing Code Temp Range <br> $15 \mu$ s Conversion Time <br> $17 \mu$ s Conversion Time, $\max ^{(4)}$ | -25 | $\begin{aligned} & \pm 10 \\ & \pm 2 \\ & \pm 3 \end{aligned}$ $\begin{aligned} & \pm 0012 \\ & \pm 0015 \end{aligned}$ $\begin{aligned} & \pm 0012 \\ & \pm 0015 \end{aligned}$ $\pm 01$ | $\begin{gathered} \pm 30 \\ \pm 7 \\ \pm 10 \\ \pm 0018 \\ \\ \pm 0018 \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \hline 85 \end{gathered}$ | * | $\begin{gathered} \pm 15 \\ \pm 3 \\ \pm 5 \end{gathered}$ $\pm 0020$ $\pm 0024$ | $\pm 0024$ $\pm 0024$ | -55 | $\pm 015$ $\underset{*}{ \pm 015}$ | $\pm 024$ $\pm 024$ $+125$ | ppm of FSR $/{ }^{\circ} \mathrm{C}$ ppm of FSR $/{ }^{\circ} \mathrm{C}$ ppm of FSR $/{ }^{\circ} \mathrm{C}$ <br> \% of FSR <br> \% of FSR <br> \% of FSR <br> \% of FSR <br> \% of FSR <br> \% of FSR <br> $\%$ of FSR <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ |

ADC803 dynamic performance characteristıcs are described in a report tıtled "Analogue-to-Dıgıtal Converter Performance Tests Using the Fast Fourier Transform" by R A Belcher, University College of Swansea, Wales, UK (available from Burr-Brown on letterhead request)

ELECTRICAL (CONT)

| MODEL | ADC803CM |  |  | ADC803BM |  |  | ADC803SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| OUTPUT |  |  |  |  |  |  |  |  |  |  |
| DIGITAL DATA <br> Parallel <br> Output Codes Unıpolar Bipolar <br> Output Drive <br> Status <br> Status Output Drive <br> Internal Clock <br> Clock Output Drive <br> Frequency (without external clock adjustment) | Comple <br> 6 <br> Logic <br> 6 <br> 3 | tary Str Offset during | t Binary ary <br> ersion |  |  |  |  |  |  | TTL Loads <br> TTL Loads <br> TTL Loads <br> MHz |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { Power Consumption } \\ & \text { Rated Voltage Analog }\left( \pm \mathrm{V}_{\mathrm{cc}}\right) \\ & \text { Dıgıtal }\left(\mathrm{V}_{\mathrm{DD}}\right) \\ & \begin{aligned} \text { Supply Draın } & +15 \mathrm{~V} \\ & -15 \mathrm{~V} \\ & +5 \mathrm{~V} \end{aligned} \end{aligned}$ | $\begin{gathered} \pm 1425 \\ +475 \end{gathered}$ | $\begin{gathered} \pm 150 \\ +50 \\ +27 \\ -38 \\ +180 \end{gathered}$ | $\begin{gathered} \pm 1575 \\ +525 \\ +32 \\ -55 \\ +210 \end{gathered}$ | * | * | * ${ }^{*}$ | * | * | * | VDC <br> VDC <br> mA <br> mA <br> mA |
| TEMPERATURE RANGE (AMBIENT) |  |  |  |  |  |  |  |  |  |  |
| Specification Storage | $\begin{aligned} & -25 \\ & -55 \end{aligned}$ |  | $\begin{gathered} +85 \\ +125 \end{gathered}$ | * |  | * | ${ }_{-55}^{*}$ |  | +125 $*$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Same specification as for ADC803CM
NOTES (1) Adjustable to zero See Optıonal Gaın and Offset Adjustment section (2) FSR means Full Scale Range For example, unit connected for $\pm 10 \mathrm{~V}$ has 20 V FSR (3) See Optıonal Clock Rate Control section For faster conversion tıme at less resolution, see section on External Short Cycle (4) Conversion tıme is factory-set at approximately $14 \mu \mathrm{~s}$ at $+25^{\circ} \mathrm{C}$ As temperature increases, the conversion time increases $\mathrm{At}+125^{\circ} \mathrm{C}$ the conversion time will be no more than $17 \mu \mathrm{~s}$ No Missing Codes is guaranteed over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ provided the conversion time is allowed to increase with temperature

## CONNECTION DIAGRAM



## ABSOLUTE MAXIMUM RATINGS



ORDERING INFORMATION

|  | ADC803 |
| :--- | :--- |
| Basic Model Number |  |
| Performance Grade Code |  |
| B, $\mathrm{C}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| $\mathrm{S}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Package Code |  |
| $\mathrm{M}=$ Metal DIP |  |
| Reliability Screening |  |
| Q Q-Screened |  |



## THEORY OF OPERATION

The accuracy of a successive approximation analog-todigital converter is described by the transfer function shown in Figure 1. All successive approximation A/D converters have an inherent Quantization Error of $\pm 1 / 2 \mathrm{LSB}$. The remaining errors in the $\mathrm{A} / \mathrm{D}$ converter are combinations of analog errors due to the linear circuitry matching and tracking properties of the ladder and scaling networks, power supply rejection, reference errors and the dynamic errors of the DAC and comparator. In summary, these errors consist of initial errors ıncludıng Gain, Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the transfer function (Figure 1) about the zero point and Offset drift shifts the transfer function left or right over the operating temperature range. Linearity error is not adjustable but it is the most meaningful indicator of $A / D$ converter accuracy. Linearity error is the deviation of an actual bit transition from the best fit straight line transfer function of the A/D converter. A Differential Linearity error of

-see table i for digital code definitions.
FIGURE 1. Input versus Output for an Ideal Bipolar A/D Converter.
$\pm 1 / 2 \mathrm{LSB}$ means that the width of each bit step over the range of the $\mathrm{A} / \mathrm{D}$ converter is $1 \mathrm{LSB}, \pm 1 / 2 \mathrm{LSB}$. The ADC803 is guaranteed to have no missing codes over the specified temperature range.

## TIMING CONSIDERATIONS

The timing diagram (Figure 2) shows the relationship between the convert command, clock and outputs. The digital output word is positive true logic for bipolar operation and complementary logic for unipolar operation.
The following are some important notes on the ADC803 timing. The times given are typical unless otherwise noted. Nominal maximum and minimum times are also given in Figure 2.

1. When power is first applied, the status of the ADC803 will be undetermined. A CONVERT COMMAND must be applied to initialize the ADC803.
2. The CONVERT COMMAND must be low at least 50 nsec prior to the " 0 " to " 1 " edge that starts a conversion.
3. The clock runs continuously when the initial CONVERT COMMAND goes high and whenever the CONVERT COMMAND is high thereafter. It does not run when CONVERT COMMAND is low. It may be beneficial to keep CONVERT COMMAND low except during conversions to limit the digital noise induced in the ground and power supply lines.
4. The clock starts 25 ns after the " 0 " to " 1 " transition of the CONVERT COMMAND.
5. Parallel Output Data: The Successive Approximation Register (SAR) is reset 26 ns after the leading edge of the first clock period in the conversion cycle. The MSB is set to logic " 0 " and all other bits are set to logic " 1 ". The bits are determined in succession starting with the MSB, Bit 1, as shown in Figure 2. Each bit will be valid 26 ns after its corresponding clock pulse.
The falling edge of the STATUS signal should not be used to strobe parallel data out of the ADC803


FIGURE 2. ADC803 Timing Diagram.
directly. The table in Figure 2 indicates that the falling edge of STATUS may occur prior to bit 12 data becoming valid.
6. STATUS goes high 26 ns after the leading edge of the first clock pulse and goes low 18ns after the leading edge of the last clock pulse.
7. Bit 12 will become valid at about the same time STATUS goes low and a new conversion can be initiated at anytime after the output data has been read.
8. The converter may be restarted during a conversion. When CONVERT COMMAND makes a " 0 " to " 1 " transition after the minimum set-up time, the SAR will be reset and a new conversion will start regardless of the state of the converter prior to the CONVERT COMMAND being received.

Figures 3, 4, and 5 are photographs of the actual pulse shapes and relationships.


FIGURE 3. Photo of (a) Convert Command, (b) Clock, and (c) Status (200ns/div).


FIGURE 4. Photo of (a) Convert Command, (b) Clock ( $50 \mathrm{~ns} / \mathrm{div}$ ).


FIGURE 5. Photo of (a) Bit-12 Data (Parallel), (b) Clock, and (c) Status (20ns/div).

## DIGITAL CODES Parallel Data

Two binary codes are available on the ADC803 parallel output; they are complementary straight binary (Logic " 0 " true) for unipolar input signal ranges and bipolar offset binary (Logic " 1 " true) for bipolar input signal ranges. Binary two's complement may be obtained for bipolar input ranges by inverting the MSB. It should be noted that for unipolar input ranges -10 volts is full scale.
Table I shows the LSB, transition values, and code definitions for each possible analog signal range.

TABLE I. Input Voltages, Transition Values, LSB
Values, and Code Definitions.

| Analog Input <br> Voltage Range | $\pm 10 \mathrm{~V}$ | $\pm 5 \mathrm{~V}$ | 0 to -10V |
| :--- | :---: | :---: | :---: |
| Code <br> Designation | $\mathrm{BOB}(1)$ <br> or BTC(2) | BOB <br> or BTC | CSB(3) |
| One Least <br> Significant <br> Bit (LSB) | 488 mV | 244 mV | 244 mV |
| Transition Values <br> MSB LSB(4) <br> $000 \ldots 000$ <br> $000 \ldots 001$ <br> $011 \ldots 111$ <br> $100 \ldots .000$ <br> $111 \ldots 110$ <br> $111 . .111$ | $-10 \mathrm{~V}+1 / 2 \mathrm{LSB}$ | $-5 \mathrm{~V}+1 / 2 \mathrm{LSB}$ | $-10 \mathrm{~V}+3 / 2 \mathrm{LSB}$ |

NOTES $1 \mathrm{BOB}=$ Bipolar Offset Binary
2 BTC $=$ Binary Two's Complement (obtained by inverting the most significant bit (pin 1)
3 CSB $=$ Complementary Straight Binary
4 Voltages given are the nominal value for the transition from the next lower code

## Serial Data (NRZ)

ADC803 serial data operation is not guaranteed. To operate in serial output mode a pin-for-pin replacement ADC806 is recommended.

## DISCUSSION OF SPECIFICATIONS

The ADC803 is şpecified to meet critical performance criteria for a wide variety of applications. The most critical specifications for an A/D converter are Linearity, Drift, Gain and Offset errors, and Conversion speed effects on accuracy. This ADC is factory-trimmed and tested for all critical key specifications.

## GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory-trimmed to typically $\pm 0.05 \%$ of FSR at $25^{\circ} \mathrm{C}$. These errors may be trimmed to zero by connecting external trim potentiometers as shown in Figures 10, 11, and 12.

## ACCURACY VERSUS CONVERSION TIME

In successive approximation A/D converters, the conversion time affects Linearity and Differential Linearity errors. Conversion time and its effect on Linearity and

Differential Linearity errors for the ADC803 are shown in Figure 6.


FIGURE 6. Linearity and Differential Linearity Error versus Conversion Time.

## POWER SUPPLY SENSITIVITY

Changes in the DC power supply voltages will affect accuracy. Normally, regulated power supplies with $1 \%$ or less ripple are recommended for use with this ADC. See Layout Precautions, Power Supply Decoupling, and Figure 7.


FIGURE 7. Recommended Power Supply Decoupling.

## LINEARITY ERROR

Linearity error is not adjustable by the user. Linearity is the deviation of an actual bit transition from the best fit straight line value at any level over the range of the $A / D$ converter.

## DIFFERENTIAL LINEARITY ERROR

Differential Linearity describes the step size between transition values. A Differential Linearity error of
$\pm 1 / 2 \mathrm{LSB}$ indicates that the size of any step may not vary from 1LSB by more than $\pm 1 / 2$ LSB.

## ENVIRONMENTAL SCREENING

Q screening is now available for all models of the ADC803 family. The Q-screened versions have the same specifications as the unscreened versions listed in the Specifications table.

## Q Screening

Burr-Brown Q-screened models are environmentallyscreened versions of our standard industrial products, designed to provide enhanced reliability. The screening, tabulated below, is performed to selected methods of MIL-STD-883. Reference to these methods provides a convenient method of communicating the screening levels and basic procedures employed; it does not imply conformance to any other military standards or to any methods of MIL-STD-883 other than those listed below. Burr-Brown's detailed procedures may vary slightly from those of MIL-STD-883.

## SCREENING FLOW FOR ADC803Q

| Screen | Method Burr-Brown or MIL-STD-883 | Condition |
| :---: | :---: | :---: |
| Internal Visual | Burr-Brown QC4118 |  |
| High Temperature Storage (Stabilization Bake) | 1008 | $\begin{gathered} \mathrm{B} \\ \left(150^{\circ} \mathrm{C}, 24 \mathrm{hr}\right) \end{gathered}$ |
| Temperature Cycling | 1010 | $\begin{gathered} \mathrm{B}(10 \mathrm{cy}, \\ \left.-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}\right) \end{gathered}$ |
| Constant Acceleratıon | 2001 | (2000G, Y1 axis) |
| $\begin{aligned} & \text { Burn-in } \\ & \text { ADC803BMQ, CMQ } \\ & \text { ADC803SMQ } \end{aligned}$ | 1015 | $\begin{gathered} \mathrm{D} \\ \left(160 \mathrm{hrs},+85^{\circ} \mathrm{C}\right) \\ \left(160 \mathrm{hrs},+125^{\circ} \mathrm{C}\right) \end{gathered}$ |
| Electrical Test | Burr-Brown Test Specification |  |
| Hermeticity Fine Leak <br> Gross Leak | $\begin{aligned} & 1014 \\ & 1014 \end{aligned}$ | $\begin{gathered} \text { A1 or A2 (Hellum, } \\ \left.5 \times 10^{-7} \mathrm{cc} / \mathrm{s}\right) \\ \mathrm{C} \end{gathered}$ |
| Final Electrical | Burr-Brown Test Specification |  |
| External Visual | Burr-Brown QC5150 |  |

## LAYOUT AND OPERATING INSTRUCTIONS

## LAYOUT PRECAUTIONS

The ADC803 is a high speed analog-to-digital converter which requires more layout precautions than general purpose products.

The ADC803 has two pins for analog common, two pins for digital common, and two pins for each power supply input. Each pair of these pins must be connected together externally. The connection between the digital supply pins and the connection between the digital common pins must be as short as possible. The analog and digital
commons are not connected together internally in the ADC803, but should be connected together externally to a ground plane.

Connecting all commons to a ground plane at the ADC803 is the best method to minimize noise and dissipate heat. Pın 8 (Dıgital Common) is internally connected to the case.

The ADC803 also has an analog common Sense input (pin 27) for the analog input. This sense pin must be connected to analog common as close to the input signal source as possible or connected to the ground plane. Low impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout. Special attention should be taken to ensure that the clock noise on the +5 V supply line does not couple into the analog inputs.

The Comparator input (pin 26) is extremely sensitive to noise. Any connection to this point should be as short as possible and shielded by analog common or $\pm 15 \mathrm{VDC}$ supply patterns. The Clock Output (pin 17) is sensitive to stray capacitance; capacitance on this pin could alter the clock wave shape.

## POWER SUPPLY DECOUPLING

The power supplies should be bypassed with $1 \mu \mathrm{~F}$ tantalum capacitors as shown in Figure 8 to obtain noise-free operation. These capacitors should be located close to the ADC.


FIGURE 8. Input Scaling Circuit.

## INPUT SCALING

The analog input should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the $A / D$ converter. Connect the input signals as shown in Table II. See Figure 8 for circuit details.

## OUTPUT DRIVE

All ADC803 outputs except the clock will drive six TTL loads; the clock will drive three TTL loads. If long digital lines must be driven, external logic buffers are required particularly for the clock which is sensitive to capacitive loading.

TABLE II. ADC803 Input Scaling Connections.

| Input <br> Signal <br> Range | Output Code | $\begin{gathered} \text { Connect } \\ \text { Pin } 29 \\ \text { To } \\ \hline \end{gathered}$ | With Gain Adjust | Connect Pin 24 To | Connect Pin 25 To |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | $\begin{aligned} & \text { BOB } \\ & \text { or } \\ & \text { BTC* } \end{aligned}$ | 26 | Yes | $40 \Omega$ resistor in series with input signal | Gain Adjust Potentiometer |
|  |  |  | No | Input Signal | Analog Common |
| $\pm 5 \mathrm{~V}$ | $\begin{aligned} & \text { BOB } \\ & \text { or } \\ & \text { BTC* } \end{aligned}$ | 26 | Yes | Gain Adjust Potentiometer | $10 \Omega$ resistor in series with input signal |
|  |  |  | No | Analog Common | Input Signal |
| 0 to-10V | CSB | Analog Common | Yes | Gain Adjust Potentiometer | $10 \Omega$ resistor in series with input signal |
|  |  |  | No | Analog Common | Input Signal |

*Obtained by inverting MSB (pin 1) externally

## INPUT IMPEDANCE

The source impedance to the ADC803 should be low, such as the output of an op amp, to avoid any errors due to the relatively low input impedance of the ADC803.
If this impedance is not low, a buffer amplifier should be added between the input signal and the ADC803 input as shown in Figure 9.


FIGURE 9. Source Impedance Buffering.

A common problem with successive approximation $A / D$ converters is the transients in input current caused by the comparator input being switched back and forth. This requires a fast settling amplifier to drive the input.

The ADC803 comparator is connected in a differential mode (see Figure 8), greatly reducing the size of the input transients. The user, therefore, may use a fast settling wideband operational amplifier to drive the ADC803. The small signal settling time of the amplifier should be less than 100 ns .

## OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS

Gain and Offset errors may be trimmed to zero using external trim potentiometers connected to the ADC as shown in Figures 10, 11, and 12. For proper gain adjust range a series resistor must be connected to the analog input pin as specified in Table II and shown in Figures 11 and 12. Multiturn potentiometers with $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or better TCR's are recommended for minimum drift over temperature and time. All resistors should be $\pm 1 \%$ metal film or better. If the Offset adjust is not used, pin 26 should be left open except for bipolar operation when it is connected to pin 29. If the Gain adjust is not used, the unused input (pin 24 or 25 ) must be grounded to meet specified gain accuracy.

## Adjustment Procedure

Refer to Table I for LSB voltages and transition values. Unipolar offset - connect the offset potentiometer and resistors as shown in Figure 11, sweep the input through the end point transition voltage, from 111... 110 to 111...111. Adjust the Offset potentiometer until the actual end point transition voltage occurs at $-1 / 2 \mathrm{LSB}$.

Bipolar offset - connect the offset potentiometer and resistors as shown in Figure 10. Sweep the input through zero and adjust the offset potention.eter until the transition from 011111111111 to 100000000000 occurs at $-1 / 2 L S B$.


FIGURE 10. Optional Offset Adjust


FIGURE 11. Optional Gain Adjust for $\pm 10 \mathrm{~V}$ Bipolar Operation.


FIGURE 12. Optional Gain Adjust for $\pm 5 \mathrm{~V}$ Bipolar or 0 to -10V Unipolar Operation.

Gain - connect the Gain potentiometer as shown in Figure 11 or 12 . Sweep the input through the end point transition voltage that should cause an output transition from 000 . . 000 to 000 . . 001 . Adjust the Gain potentıometer until this transition occurs at the correct end point trans .on voltage as given in Table I.

## OPTIONAL CLOCK RATE CONTROL

The clock is factory-set for a conversion time between $1.3 \mu \mathrm{~s}$ and $1.5 \mu \mathrm{~s}$. By use of the optional Clock Rate Control as shown in Figure 13, the Conversion time can be adjusted down to $0.8 \mu$ s for 12-bit resolution. If the optional Cliock Rate Control is not used, pin 19 should be left open. Figure 14 shows Conversion Time versus Clock Rate Control voltage and Figure 6 shows Differential Linearity error versus Conversion time.


FIGURE 13. Optional Clock Rate Control.

## POWER DISSIPATION

The ADC803 dissipates approximately 1.9 W (typical) and the package has a case-to-ambient thermal resistance $\left(\theta_{(A)}\right)$ of $25^{\circ} \mathrm{C} / \mathrm{W}$. For operation above $+85^{\circ} \mathrm{C}, \theta_{\mathrm{CA}}$ should be lowered by a heat sink or by forced air over the surface of the package. See Figure 15 for $\theta_{C A}$ requirements above $+85^{\circ} \mathrm{C}$. Improved thermal contact with the PC card copper ground plane under the case can be achieved using a silicone heat sink compound. On a $0.062^{\prime \prime}$ thick PC card with a 16 -square-inch (minimum) area, this technique will allow operation to $+100^{\circ} \mathrm{C}$. Forced air plus heat sink is recommended for $+125^{\circ} \mathrm{C}$ operation.

## EXTERNAL SHORT CYCLE

If less than 12 bits of resolution is required, the cycle time of the ADC803 can be shortened with the addition of two external components as shown in Figure 16. This circuit will create a shortened status signal directly proportional


FIGURE 14. Conversion Time versus Clock Rate Control Voltage.


FIGURE 15. $\theta_{\mathrm{CA}}$ Requirement Above $+85^{\circ} \mathrm{C}$.
to the reduction of resolution. For $n$ bits of resolution, the $n+1$ bit is used to create the falling edge of the shortened status signal. It is possible to obtain the equivalent of a 10 -bit converter with 670 ns conversion time and an 8 -bit converter with 500 ns conversion time using this short cycle technique and the external clock rate control shown in Figure 13. To begin a new conversion, simply give the converter a new convert command pulse. The SAR will reset and a new conversion will begin.


FIGURE 16. External Short Cycle Circuit.

## TESTING OF THE ADC803

In order to validate the test results of the ADC803 obtained during final test, the customer must take extreme care in the design and layout of his test fixtures. Proper grounding, correct routing of analog and digital signals and power supply bypassing are crucial in achieving successful results.

## ANALOG GROUND, DIGITAL GROUND, SENSE

Figure 17 shows a simplified model of the ADC depicting proper analog and digital grounding. Several analog and digital ground pins have been provided to allow for optimizing the internal layout of the ADC. As will be explained in more detail later, analog and digital grounds should be connected together only at one point by an extremely low resistive and inductive connection (a ground plane is ideal). A special analog ground called "sense" has been provided to eliminate the voltage drop that would otherwise be in the ground return of the R-2R ladder. Measuring the input signal with respect to the sense terminal makes the measurement independent of the impedance that is developed in the connection between the sense terminal and the analog ground, pin 28.

## ANALOG-TO-DIGITAL CONVERTER TEST TECHNIQUE

A very effective way of determining the DC performance of an ADC is by using the "servo loop method." The block diagram of this technique is shown in Figure 18. This measurement system automatically locates the analog voltage that causes the digital output to alternate between the desired code and the adjacent code. The


FIGURE 17. Simplified Model of ADC803 Depicting Proper Analog and Digital Ground.


FIGURE 18. Servo Loop Analog-to-Digital Tester.
computer is programmed to place the desired code on the I/O bus which is one set of inputs to the digital comparator. The other set of inputs to this comparator is the digital output of the ADC. Depending upon the result of this comparison, the integrator is directed to change its output until an equilibrium state is achieved. Once in equilibrium, the DVM measures the analog input to the ADC and transmits the information to the computer via the IEEE- 488 bus. The test program checks all the desired code combinations, verifying the performance of the ADC. Test time will range from 10 seconds to several minutes depending on the speed of the test program, settling time of the DVM, and number of codes to be checked.

## GROUND LOOPS

Figure 19 illustrates the interaction that occurs between the analog and digital grounds when an ADC is connected into a test circuit. This interaction is created by ground loops. The circuit in Figure 19 shows how ground loops are created when the ADC tester combines digital and analog portions of the circuit together-in this case, the test signal generator (analog) and the digital circuitry that detects the ADC code which corresponds to the analog signal (digital). The ground loop exists when the digital ground connection between the ADC and the tester is in parallel with the analog grounds that connect the tester with the ADC. When the connection is made in this manner some of the digital current is diverted into the analog signal return, which creates a code-dependent error signal due to the resistance in the analog signal return. This error distorts the linearity measurement and induces hysterisis. The error can be substantially reduced if the analog and digital grounds are isolated from each other in the ADC tester.


FIGURE 19. Ground Loop Interaction Between Analog and Digital Grounds When ADC Is Connected Into Test Circuit.

## BEAT FREQUENCY TEST

A "beat frequency test" applied to an ADC803 with a companion sample/hold illustrates both an effective means of testing the high frequency performance of such a system and demonstrating that the ADC803 with its associated sample/hold is capable of digitizing high frequency signals cleanly. A sample/hold must be used when performing this test to hold the input of the ADC 803 constant during the conversion time. Figure 20 is a block diagram of the beat frequency test setup.
The beat frequency test is useful for being able to rapidly determine whether there are any serious problems with the ADC. In this test the input frequency is set at slightly less than one-half the sampling rate. The slight difference is selected to allow the sample point to vary by lLSB, or
less, on successive samples. The data is clocked into a low frequency reconstruction DAC at one-half the sampling rate to enable viewing on an oscilloscope. Figure 21 is a photograph of the response to a full-scale input sine wave centered around the MSB and Figure 22 is a photograph of the response of a small signal sine wave centered around the MSB. For comparison, a photograph (Figure 23) is included which shows the response of the ADC803 to a 125 Hz input signal which is the same as the beat frequency.
Figure 24 is the PC card layout that was used for the beat frequency test. This layout demonstrates some of the layout practices that must be followed when using a high speed ADC like the ADC803.


FIGURE 20. Block Diagram of Beat Frequency Test Circuit.

$1 \mathrm{msec} / \mathrm{d} \mathrm{v}$
FIGURE 21. Beat Frequency Test Response of Full Scale Sine Wave Input.

$1 \mathrm{msec} / \mathrm{div}$
FIGURE 22. Beat Frequency Test
Response of Small Signal Sine Wave Input.

$1 \mathrm{msec} / \mathrm{div}$
FIGURE 23. Response of Small Signal 125 Hz Sine Wave Input.

## CONVERTERS


(a) Top View

Copper Ground Plane

(b) Bottom View

FIGURE 24. PC Board Layout for Beat Frequency Test Fixture.


## 16-Bit Hybrid ANALOG-TO-DIGITAL CONVERTER

## FEATURES

- 16-BIT RESOLUTION
- 90dB DYNAMIC RANGE
- 0.004\% THD (FS Input, 16 Bits)
- 0.02\% MAX THD (-15dB, 16 Bits)
- $17 \mu$ S MAX CONVERSION TIME (16 Bits)
- $15 \mu \mathrm{~s}$ MAX CONVERSION TIME (14 Bits)
- $10 \mu \mathrm{~s}$ CONVERSION TIME (Reduced Specs)
- EIAJ STC-007-COMPATIBLE


## DESCRIPTION

The PCM75 is a low cost, high quality, 16 -bit successive approximation analog-to-digital converter. The PCM75 uses state-of-the-art IC and lasertrimmed thin-film components and is packaged in a bottom-brazed ceramic 32 -pin dual-in-line package. The converter is complete with internal reference and clock.
The PCM75 is designed for PCM audio applications and is compatible with EIAJ STC-007 specifications.
The conversion time can be reduced from $15 \mu \mathrm{~s}$ to $10 \mu \mathrm{~s}$ with some increase in distortion. Distortion is specified on the data sheet to assure performance in critical audio applications.


[^16]
## SPECIFICATIONS

ELECTRICAL
At $25^{\circ} \mathrm{C}$ and rated power supplies unless otherwise noted


[^17]NOTES. (1) The measurement of Total Harmonic Distortion + Noise (THD+N) and Dynamic Range is highly dependent on the characteristics of the sample/hold amplifier, the digital-to-analog converter, the deglitcher, and the low-pass filter. To accurately measure THD+N and Dynamic Range, the accuracy of each device should be better than 16-bit accuracy. A block diagram showing the measurement technique Burr-Brown uses is shown in Figure 6 (2) DTL/TTL compatıble, i e., Logic " 0 " $=08 \mathrm{~V} \max$ Logic " 1 " $=20 \mathrm{~V}$ min for inputs. For digital outputs Logic " 0 " $=+04 \mathrm{~V}$ max. Logic " 1 " $=24 \mathrm{~V}$ min (3) Adjustable to zero (see "Optıonal External Gain and Offset Adjustment") (4) FSR means Full Scale Range For example, unit connected for $\pm 10 \mathrm{~V}$ range has 20 V FSR (5) Conversion time may be shortened with "Short Cycle" set for lower resolution and with use of Clock Rate Control See "Additional Optıonal Connections" section The Clock Rate Control (pin 23) should be connected to Digital Common for specified max conversion' tıme Short Cycle (pin 32) should be left open for 16 -bit resolution or connected to the $n+1$ digital output for $n$-bit resolution For example, connect Short Cycle to bit 15 (pın 15) for 14-bit resolution (6) See Table I CSB-Complementary Straight Binary, COB-Complementary Offset Bınary, CTC-Complementary Two's Complement (7) CTC coding obtained by invertıng MSB (pin 1) (8) Adjustable with Clock Rate Control from approximately 933 kHz to 14 MHz . See Figures 14 and 15 and Table III

MECHANICAL

|  | Pin numbers shown for reference only Numbers may not be marked on package <br> CASE. Ceramic <br> WEIGHT 13 grams 0460 . <br> HERMETICITY <br> Conforms to method 1014 condition C step 1 (fluorocarbon of MIL-STD-883 gross leak, | DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |
|  |  | A | 1678 | 1712 | 4262 | 4348 |
|  |  | B | 1079 | 1101 | 2741 | 2797 |
|  |  | C | 180 | 210 | 457 | 533 |
|  |  | D | 016 | 020 | 41 | 51 |
|  |  | $F$ | 045 | 055 | 114 | 140 |
|  |  | 6 | 100 BASIC |  | 254 BASIC |  |
|  |  | H | 089 | 106 | 226 | 269 |
| -DENOTES PIN ${ }^{\text {N }}$ |  | 1 | 009 | 012 | 23 | 30 |
| $\rightarrow \mid-5$ |  | K | 200 | 210 | 508 | 533 |
|  |  | $\underline{1}$ | 900 BASIC |  | 2286 BASIC |  |
| , $k$ |  | N | 015 | 035 | 38 | 89 |
| $\rightarrow-\mathrm{H} \rightarrow-\mathrm{G} \rightarrow \mathrm{D} \text { SEATING PLAME }$ |  | leads in true position within 010 " ( 25 Mm ) R @ MMC AT SEATING PLANE |  |  |  |  |

## CONNECTION DIAGRAM



## THEORY OF OPERATION

The accuracy of a successive-approximation A/D converter is described by the transfer function shown in Figure 1. All successive-approximation A/D converters have an inherent Quantization Error $\pm 1 / 2$ LSB. The remaining errors in the $A / D$ converters are combinations of a nalog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, power supply rejection, and reference errors. In summary, these errors consist of initial errors including Gain,

Offset, Linearity, Differential Linearity, and Power Supply Sensitivity. Initial Gain and Offset errors may be adjusted to zero. Gain drift over temperature rotates the line (Figure I) about the zero or minus full scale point (all bits Off), and Offset drift shifts the line left or right over the operating temperature range. Total Harmonic Distortion (THD) is a measure of the magnitude and distribution of the Linearity Error, Differential Linearity Error, and Noise, as well as Quantization Error, that is useful in Audio Applications. To be useful, THD should be specified for both high level and low level input
senals. This error is unadjustable and is the most meaningful indicator of A D) converter accuracy for Audıo Applications The resolution of an A I) converter can be expressed in terms of Dynamic Range The Dy namic Range is a measure of the ratoo of the smallest ugnals the conterter can resolve to the full scale range and is usually expressed in decibels ( dB ). The theoretical dy namic range of a converter is approximately 6 a $n$. where $n$ is the number of bits of resolution. or 96 dB tor a 16 -bit converter. The actual or useful dynamic range is limited by nose and linearity errors and is therefore somewhat less than the theoretical limit


FIG('RE 1. Input is Output for an Ideal Bipolar A D) Converter.

## TIMING CONSIDERATIONS

The timing diagram in Figure 2 assumes an analog input such that the positive true digital word 100110001001 0110 exists. The output will be complementary as shown in Figure 2 ( 0110011101101001 is the digital output). Figures 3 and 4 are timing diagrams showing the relationship of serial data to clock and valid data to status.

## DEFINITION OF DIGITAL CODES

## Parallel Data

Two binary codes are atailable on the PCM75 parallel output. they are complementary (logic " 0 " is true) straght binary (CSB) tor umpolar input signal ranges and complementary offeet binary (COB) tor bipolar input signal ranges Complementary tuos complement (CIC) may be obtaned by inverting MSB (pınl).
Table I shows the LSB, transition values, and code definitions for each possible analog input signal range for $14-, 15$ - and 16 -bit resolutions. Figure 5 shows the connections for 14-bit resolution, parallel data output, with $\pm 5 \mathrm{~V}$ input.

## Serial Data

Two straight binary (complementary) codes are available on the serial output line; they are CSB and COB. The serial data is available only during conversion and appears with MSB occurring first. The serial data is synchronous with the internal clock as shown in the timing diagram of Figure 2. The LSB and transition values shown in Table I also apply to the serial data output except for the CTC code.


[^18]

FIGURE 3. Timing Relationship of Serial Data to Clock.


FIGURE 4. Timing Relationship of Valid Data to Status.

*Capacitor should be connected even if external gain adjust is not used.

FIGURE 5. PCM75 Connections for: $\pm 5 \mathrm{~V}$ Audio Input, 14-Bit Resolution (Short-Cycled), Parallel Data Output.

I ABI E I. Input Voltages, Iransition Values, I.SB Values, and Code Definitions.

| Binary BIN Output | INPUT VOLTAGE RANGE AND LSB VALUES |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Audio Input Voltage Range | Defined As | $\pm 10 \mathrm{~V}$ | +5V | $\pm 25 \mathrm{~V}$ | 0 to +10 V | 0 to +5 V | 0 to +20 V |
| Code <br> Designation |  | $\begin{aligned} & \mathrm{COB}(1) \\ & \text { or } \mathrm{CT}(2) \end{aligned}$ | $\begin{aligned} & \mathrm{COB}(1) \\ & \text { or } \mathrm{CTC}(2) \end{aligned}$ | $\begin{aligned} & \mathrm{COB}(1) \\ & \text { or } \mathrm{CTC}(2) \end{aligned}$ | CSB ${ }^{(3)}$ | CSB(3) | CSB(3) |
| One Least Significant Bit LSB | $\begin{aligned} & \frac{\text { FSR }}{2^{n}} \\ & n=16 \\ & n-15 \\ & n=14 \end{aligned}$ | $\begin{gathered} \frac{20 V}{2^{n}} \\ 305 \mu V \\ 610 \mu V \\ 122 \mathrm{mV} \end{gathered}$ | $\begin{gathered} \frac{10 \mathrm{~V}}{2^{n}} \\ 153 \mu \mathrm{~V} \\ 305 \mu \mathrm{~V} \\ 610 \mu \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \frac{5 \mathrm{~V}}{2^{\mathrm{n}}} \\ & 77 \mu \mathrm{~V} \\ & 153 \mu \mathrm{~V} \\ & 305 \mu \mathrm{~V} \end{aligned}$ | $\begin{gathered} \frac{10 V}{2^{n}} \\ 153 \mu \mathrm{~V} \\ 305 \mu \mathrm{~V} \\ 60 \mu \mathrm{~V} \end{gathered}$ | $\begin{gathered} \frac{5 \mathrm{~V}}{2^{n}} \\ 77 \mu \mathrm{~V} \\ 153 \mu \mathrm{~V} \\ 305 \mu \mathrm{~V} \end{gathered}$ | $\begin{gathered} \frac{20 \mathrm{~V}}{2^{n}} \\ 305 \mu \mathrm{~V} \\ 610 \mu \mathrm{~V} \\ 122 \mathrm{mV} \end{gathered}$ |
| Transition Value MSB LSB <br> 000 000(4) <br> 011111 <br> 111110 | +Full Scale Mid Scale -Full Scale | $\begin{gathered} +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -10 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +5 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -5 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +25 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ 0 \\ -25 \mathrm{~V}+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +10 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ +5 \mathrm{~V} \\ 0+1 / 2 \mathrm{LSB} \end{gathered}$ | $\begin{gathered} +5 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ +25 \mathrm{~V} \\ 0 \\ 0 \end{gathered}+1 / 2 \mathrm{LSB} .$ | $\begin{gathered} +20 \mathrm{~V}-3 / 2 \mathrm{LSB} \\ +10 \mathrm{~V} \\ 0+1 / 2 \mathrm{LSB} \end{gathered}$ |
| (1) COB = Complementary Offset Binary <br> (2) CTC - Complementary Two's Complement - obtaıned by inverting the most significant bit MSB pin 1 <br> (3) $\mathrm{CSB}=\mathrm{Complementary}$ Straight Binary <br> (4) Voltages given are the nominal value for transition to the code specified |  |  |  |  |  |  |  |

## DISCUSSION OF SPECIFICATIONS

The PCM75 s upecified to provide critical pertormance critera for a wide bartety of applications. I he most critical spectications tor an $A$ I) converter in audio applications are total harmonic distortion, drift. gain and offet errors, and conversion tume effects on accuracy. The ADC is factory-trimmed and tested for all critical hey specifications.

## CONVERT COMMAND CONSIDERATIONS

Convert command resets the converter whenever taken high. This insures a valid conversion on the first conversion after power-up.
Convert command must stay low during a conversion unless it is desired to reset the converter during a conversion.

## GAIN AND OFFSET ERROR

Initial Gain and Offset errors are factory trimmed to typically $\pm 0.1^{\prime}$; of FSR (typically $\pm 0.05^{\prime}$; for unıpolar offset) at $25^{\circ} \mathrm{C}$ These errors may be trimmed to sero by connecting external trim potentiometers as shown in Figures 12 and 13.

## POWER SUPPLY SENSITIVITY

Changes in the DC power supplies will affect accuracy. The PCM75 power supply sensitivity is specified for $\pm 0.003 \%$ of FSR ';V. for $\pm 15 \mathrm{VDC}$ supplies and $\pm 0.0015$; of FSR \%V. for +5 VDC supplies. Normally. regulated power supplies with $1 \%$ or less ripple are recommended for use with this ADC. See Layout Precautions, Power Supply Decoupling, and Figure 9.

## TOTAL HARMONIC DISTORTION

The Total Harmonic Distortion (THD) is defined as the ratio of the square root of the sum of the squares of the value of the rms harmonics to the value of the rms fundamental and is expressed in percent or dB . A block diagram of the test circuit used to measure the THD of the PCM75 is shown in Figure 6 along with a timing diagram for the control logic. If we assume that the error due to the test circuit is negligible, then the rms value of the PCM75 error referred to the input can be shown to be

$$
\epsilon_{\mathrm{rmv}}=\sqrt{\frac{1}{N} \vdots_{1=1}^{\vdots}\left[E_{1}(1)+E_{(2)}(i)\right]^{2}}
$$

where $\mathbf{N}$ is the number of samples, $\mathrm{E}_{1}(1)$ is the linearity error of the PCM75 at each sampling point, and $E_{0}(i)$ is the quantiation error at each sampling point I he I HI) can then be expressed as
$T H D=\frac{\epsilon_{r m}}{E_{r m}}=\frac{\sqrt{\frac{1}{N}} \vdots_{1=1}^{\vdots}\left[E_{1}(1)+E_{(Q)}(1)\right]^{2}}{E_{r m,}} \times 100^{\prime}$,
This expression indicates that there is a correlation between the THD and the square root of the sum of the squares of the linearity errors at each digital word of interest. However, this expression does not mean that the worst-case linearity error of the A D is directly correlated to the THD because the digital output words from the A D vary according to the amplitude and frequency of the sine wave input as well as the sampling frequency.
For the PCM75 the test sampling period was chosen to be $22.7 \mu \mathrm{~s}$, which is compatible with the EIAJ STC-007 specification for PCM audio. The test frequency is 400 Hz and the amplitude of the input signal is 0 dB (full scale) and -15 dB .


FIGURE 6. Block Diagram of Distortion Test Circuit.

## ACCURACY VS CONVERSION TIME

Figures 16 and 17 show the relationship of THD vs input voltage level for the PCM75 with both 14-bit and 16-bit resolution. Notice that the distortion level is reduced by increasing the resolution from 14 to 16 bits due to the reduced quantization error.


FIGURE 7. Schematic of Sample/Hold Amplifier.


FIGURE 8. Control Logic Timing for PCM75 Distortion Test Circuit.

## LAYOUT AND OPERATING INSTRUCTIONS <br> LAYOUT PRECAUTIONS

Analog and IDigital Common are not connected internally in the PCM 75 but should be connected together as close to the unit as possible, preferably to a large plane under the ADC. If these grounds must be run separately, use wide conductor pattern and a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ nonpelarl/ed bypass capacitor between analog and digital commons at the unit. I.ow impedance analog and digital common returns are essential for low noise performance. Coupling between analog inputs and digital lines should be minimized by careful layout. The comparator input ( $\operatorname{pin} 27$ ) is extremely sensitive to noise. Any connection to this point should be as short as possible and shielded by Analog Common or $\pm 15 \mathrm{~V} D \mathrm{C}$ supply patterns.

## POWER SUPPLY DECOUPLING

The power supplies should be bypassed with tantalum or electrolytic capacitors as shown in Figure 9 to obtain noise free operation. These capacitors should be located close to the ADC. Bypass the $1 \mu \mathrm{~F}$ electrolytic type capacitors with $0.01 \mu \mathrm{~F}$ ceramic capacitors for improved high frequency performance.


FIGURE 9. Recommended Power Supply Decoupling.

## INPUT SCALING

The analog input should be scaled as close to the maxımum input signal range as possible in order to utilize the maximum signal resolution of the A I) converter. Connect the input signal as shown in Table II. See Figure 10 for circuit details.

TABLE II. PCM75 Input Scaling Connections.

| Input <br> Signal <br> Range | Output <br> Code | Connect <br> Pin 26 <br> To Pin | Connect <br> Pin 24 <br> To | Connect <br> Input <br> Signal <br> To Pin |
| :---: | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | COB or CTC** | 27 | Input Sig | 24 |
| $\pm 5 \mathrm{~V}$ | COB or CTC* | 27 | Open | 25 |
| $\pm 25 \mathrm{~V}$ | COB or CTC** | 27 | Pin 27 | 25 |
| 0 to +5 V | CSB | 22 | Pin 27 | 25 |
| 0 to +10 V | CSB | 22 | Open | 25 |
| 0 to +20 V | CSB | 22 | Input Sig | 24 |

*Obtained by inverting MSB pin 1


FIGURE 10. PCM75 Input Scaling Circuit.

## INPUT IMPEDANCE

The input signal to the PCM75 should come from a low impedance source, such as the output of an op amp, to avoid any errors due to the relatively low input impedance of the PCM75.
If this impedance is not low, a buffer amplifier should be added between the input signal and the direct input to the PCM75 as shown in Figure 11.


FIGURE 11. Buffer Amplifier for PCM75 Input.

## OPTIONAL EXTERNAL GAIN AND OFFSET ADJUSTMENTS

Gain and Offset errors may be trimmed to zero using external gain and offset trim potentiometers connected to the ADC as shown in Figures 12 and 13. Multiturn potentiometers with $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or better TCRs are recommended for minimum drift over temperature and time. These pots may be any value from $10 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$. All resistors should be $20 \%$ carbon or better. Pin 29 (Gain Adjust) and pin 27 (Offset Adjust) may be left open if no external adjustment is required; however, pin 29 should always be bypassed with $0.01 \mu \mathrm{~F}$ to Audio Common.

## ADJUSTMENT PROCEDURE

OFFSET-Connect the Offset potentiometer (make sure $\mathrm{R}_{1}$ is as close to pin 27 as possible) as shown in Figure 12. Sweep the input through the end point transition voltage that should cause an output transition to all bits off ( $\mathrm{E}_{\mathrm{IN}}^{\mathrm{OFF}}$ ).
Adjust the Offset potentiometer until the actual end point transition voltage occurs at $\mathrm{E}_{\text {IN }}^{\mathrm{OFF}}$. The ideal transition voltage values of the input are given in Table I.


FIGURE 12. Two Methods of Connecting Optional Offset Adjust.

GAIN-Connect the Gain adjust potentiometer as shown in Figure 13. Sweep the input through the end point transition voltage that should cause an output transition to all bits on ( $\mathrm{E}_{\mathrm{N}}^{0 \lambda}$ ). Adjust the Gain potentiometer until the actual end point transition voltage occurs at $\mathrm{E}_{\mathrm{N}}^{(N)}$ Table I details the transition voltage levels required.


FIGURE 13. Connecting Optional Gain Adjust.

## OUTPUT DRIVE

Normally all PCM75 logic outputs will drive two standard TTI. loads; however, if long digital lines must be driven, external logic butfers are recommended.

## ADDITIONAL OPTIONAL CONNECTIONS

The PCM75 may be operated with faster conversion times for resolutions less than 14 bits, if a higher THI) is acceptable, by connecting Short Cycle (pin 32) as shown in Table III. Typical conversion times for the resolution and connections are indicated.

TABLE III. Short Cycle Connections for 14- to 16 -Bit Resolutions.

| Resolution (Bits) | $\mathbf{1 6}$ | $\mathbf{1 5}$ | $\mathbf{1 4}$ |
| :--- | :---: | :---: | :---: |
| Connect Pın 32 to | Open | Pın 16 | Pin 15 |
| Conversion Tıme (Typıcal) $\mu \mathrm{sec}$ | 17 | 16 | 15 |

The Clock Rate pin may be connected to an external multiturn trim potentiometer with a TCR of $\pm 100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ or less as shown in Figure 14. The typical conversion time vs the Clock Rate Control voltage is shown in Figure 15. The effect of varying the conversion time and the resolution on the total harmonic distortion is shown in Figures 16 and 17.


FIGURE 14. Clock Rate Control, Optional Fine Adjust.


FIGURE 15. Conversion Time vs Clock Rate Control Voltage.


FIGURE 16. Total Harmonic Distortion vs Conversion Time.


FIGURE 17. Total Harmonic Distortion vs Input
Voltage Level.



ADVANCE INFORMATION SUBJECT TO CHANGE

## 16-Bit Audio ANALOG-TO-DIGITAL CONVERTER

## FEATURES

- LOW COST/HIGH PERFORMANCE 16-BIT AUDIO A/D CONVERTER
- FAST $5 \mu \mathrm{~s}$ MAX CONVERSION TIME (4 4 s typ)
- VERY LOW THD+N (TYP -88dB at FS; MAX -82dB)
- $\pm 3 \mathrm{~V}$ input range (INTERFACES EASILY TO SAMPLE/HOLD AMPLIFIERS]
- TWO SERIAL OUTPUT MODES SIMPLIFY INTERFACING REQUIREMENTS
- COMPLETE WITH INTERNAL REFERENCE AND CLOCK IN 28-PIN PLASTIC DIP
$\bullet \pm 5 \mathrm{TO} \pm 12 \mathrm{~V}$ SUPPLY RANGE ( 600 mW POWER DISSIPATIONJ


## APPLICATIONS

- ISP DATA ACQUISITION
- test instrumentation
- SAMPLING KEYBOARD SYNTHESIZERS
- digital audio tape
- bROADCAST AUDIO RECORDING
- TELECOMMUNICATIONS


## DESCRIPTION

The PCM78P is a 16 -bit A/D converter which is specifically designed and tested for dynamic applications. It features very fast, low distortion performance ( $4 \mu \mathrm{~s} /-88 \mathrm{~dB}$ THD +N typical) and comes complete with internal clock and reference circuitry. The PCM78P comes in a reliable, low cost 28-pin plastic package and data output is available in several user-selectable serial output formats. One of the major markets for the PCM78P is digital audio tape (DAT) recorders. Many other similar applications such as digital signal processing and telecom applications are equally well served by the PCM78P. The PCM78P is a successive approximation type A/D that uses fast bipolar circuitry for the precision analog portion of the converter and very low-power CMOS for all other logic/clock functions. The PCM78P has truly been optimized for maximum dynamic performance and very low cost. This gives it the best price/performance ratio of any A/D converter available to date for high-resolution signal acquisition applications.

SPECIFICATIONS

## ELECTRICAL

All specifications at $+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{DD}}=+500 \mathrm{~V}$, and $\pm \mathrm{V}_{\mathrm{CC}}= \pm 12.0 \mathrm{~V}$ unless otherwise noted

| PARAMETER | CONDITIONS | PCM78P |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| RESOLUTION | , ' |  |  | 16 | Bits |
| INPUT/OUTPUT |  |  |  |  |  |
| ANALOG INPUT Input Range Input Impedance |  | $-300$ | 15 | +300 | $\begin{gathered} \mathrm{V} \\ \mathrm{k} \Omega \end{gathered}$ |
| DIGITAL INPUT/OUTPUT <br> Logic Family <br> Logic Level $\mathrm{V}_{\mathrm{IH}}$ <br> $V_{\text {IL }}$ <br> Voн <br> VoL <br> Data Format <br> Convert Command <br> Pulse Width | $\begin{gathered} \mathrm{I}_{\mathrm{H}}=+40 \mu \mathrm{~A} \\ \mathrm{I}_{\mathrm{LL}}=-100 \mu \mathrm{~A} \\ \mathrm{lom}_{\mathrm{H}}=2 \mathrm{TTL} \text { Loads } \\ \mathrm{loL}^{2}=2 \mathrm{TTL} \text { Loads } \end{gathered}$ | $\begin{gathered} \text { TTL- } \\ +20 \\ 00 \\ +24 \\ \mathrm{Se} \\ 50 \end{gathered}$ | mpatıble <br> BOB or gatıve Ed | $\begin{aligned} & \text { MOS } \\ & +55 \\ & +08 \\ & +0.4 \\ & + \\ & \text { (1) } \end{aligned}$ | v <br> V <br> V <br> V <br> ns |
| CONVERSION TIME |  |  | 4 | 5 | $\mu \mathrm{s}$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |
| $\begin{aligned} & \text { SIGNAL-TO-NOISE RATIO }{ }^{(2)} \\ & \mathrm{F}=1 \mathrm{kHz}(0 \mathrm{~dB}) \\ & \mathrm{F}=10 \mathrm{kHz}(0 \mathrm{~dB}) \end{aligned}$ | $\begin{gathered} \mathrm{F}_{\mathrm{S}}=200 \mathrm{kHz} / \mathrm{T}_{\text {conv }}=4 \mu \mathrm{~s}^{(3)} \\ B W=20 \mathrm{kHz} \\ B W=100 \mathrm{kHz} \end{gathered}$ |  | $\begin{aligned} & -90 \\ & -80 \end{aligned}$ |  | $\begin{gathered} d B^{(4)} \\ d B \end{gathered}$ |
| TOTAL HARMONIC DISTORTION ${ }^{(5)}$ $\begin{aligned} & \mathrm{F}=1 \mathrm{kHz}(0 \mathrm{~dB}) \\ & \mathrm{F}=19 \mathrm{kHz}(0 \mathrm{~dB}) \\ & \mathrm{F}=10 \mathrm{kHz}(0 \mathrm{~dB}) \\ & \mathrm{F}=90 \mathrm{kHz}(0 \mathrm{~dB}) \end{aligned}$ | $\begin{gathered} \mathrm{Fs}_{\mathrm{s}}=200 \mathrm{kHz} / \mathrm{T}_{\mathrm{conv}}=4 \mu \mathrm{~s} \\ \mathrm{BW}=20 \mathrm{kHz} \\ \mathrm{BW}=20 \mathrm{kHz} \\ \mathrm{BW}=100 \mathrm{kHz} \\ \mathrm{BW}=100 \mathrm{kHz} \end{gathered}$ |  | $\begin{aligned} & -91 \\ & -90 \\ & -90 \\ & -89 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB |
| TOTAL HARMONIC DISTORTION + NOISE ${ }^{(6)}$ $\begin{aligned} & \mathrm{F}=1 \mathrm{kHz}(0 \mathrm{~dB}) \\ & \mathrm{F}=1 \mathrm{kHz}(-20 \mathrm{~dB}) \\ & \mathrm{F}=1 \mathrm{kHz}(-60 \mathrm{~dB}) \\ & \mathrm{F}=19 \mathrm{kHz}(0 \mathrm{~dB}) \\ & \mathrm{F}=10 \mathrm{kHz}(0 \mathrm{~dB}) \\ & \mathrm{F}=90 \mathrm{kHz}(0 \mathrm{~dB}) \end{aligned}$ | $\begin{aligned} & \mathrm{F}_{\mathrm{s}}=200 \mathrm{kHz} / \mathrm{T}_{\text {conv }}=4 \mu \mathrm{~s} \\ & \mathrm{BW}=20 \mathrm{kHz} \\ & \mathrm{BW}=20 \mathrm{kHz} \\ & \mathrm{BW}=20 \mathrm{kHz} \\ & \mathrm{BW}=20 \mathrm{kHz} \\ & \mathrm{BW}=100 \mathrm{kHz} \\ & \mathrm{BW}=100 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & -88 \\ & -74 \\ & -34 \\ & -87 \\ & -82 \\ & -81 \end{aligned}$ | $\begin{aligned} & -82 \\ & -68 \end{aligned}$ |  |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |
| ACCURACY <br> Gain Error Bipolar Zero Error Linearity Error Linearity Error Missing Codes | Differential Integral |  | $\begin{gathered} \pm 2 \\ \pm 20 \\ \pm 0002 \\ \pm 0003 \\ \text { None } \end{gathered}$ |  | $\begin{gathered} \% \\ \mathrm{mV} \\ \% \text { of } \mathrm{FSR}^{(7)} \\ \% \text { of FSR } \\ 14 \text { Btts }^{(8)} \end{gathered}$ |
| DRIFT <br> Gaın Bipolar Zero | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{gathered} \pm 25 \\ \pm 4 \end{gathered}$ |  | $\begin{gathered} \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| POWER SUPPLY SENSITIVITY <br> $+V_{c c}$ <br> $-V_{c c}$ <br> $+V_{D D}$ | , |  | $\begin{aligned} & \pm 0003 \\ & \pm 0003 \\ & \pm 0.001 \end{aligned}$ |  | $\% F S R / \% V_{c c}$ \%FSR/\%Vcc \%FSR/\%VDD |
| WARM-UP TIME |  |  |  | 1 | Minute |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |
| $\begin{array}{cc} \text { Voltage Range } & +V_{C C} \\ & -V_{C C} \\ & +V_{D D} \\ \text { Current } & +V_{C C} \\ -V_{C C} \\ & +V_{D D} \\ \text { Power Dissipation } \end{array}$ | $\begin{aligned} & +\mathrm{V}_{\mathrm{Cc}}=+120 \mathrm{~V} \\ & -\mathrm{V}_{\mathrm{cc}}=-120 \mathrm{~V} \\ & +\mathrm{V}_{\mathrm{DD}}=+500 \\ & \pm \mathrm{V}_{\mathrm{cc}}= \pm 120 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & +475 \\ & -475 \\ & +475 \end{aligned}$ | $\begin{aligned} & +15 \\ & -21 \\ & +7 \\ & 575 \end{aligned}$ | +156 -156 +525 | $\begin{gathered} \hline V \\ V \\ V \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mA} \\ \mathrm{~mW} \end{gathered}$ |
| TEMPERATURE RANGE |  |  |  |  |  |
| Specification Storage |  | $\begin{gathered} 0 \\ -50 \end{gathered}$ |  | $\begin{aligned} & +70 \\ & +100 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

NOTES. (1) When convert command is high, converter is in a halt/reset mode. Actual conversion begins on negative edge. (2) Ratio of Noise rms/Signal rms (3) F = input frequency; $\mathrm{F}_{\mathrm{s}}=$ sample frequency (PCM78P and SHC702 in combination); BW = bandwidth of output (based on FFT or actual analog reconstruction using a 20 kHz low-pass filter). (4) Referred to input signal level. (5) Ratıo of Distortion rms/Signal rms (6) Ratio of Distortion rms + Noise rms/Signal rms. (7) FSR. Full-Scale Range $=6.0 \mathrm{Vp}$-p. (8) Typically no missing codes at 14 -bit resolution.

MECHANICAL


## ABSOLUTE MAXIMUM RATINGS

| $+\mathrm{V}_{\mathrm{cc}}$ to Analog Common | 0 to +165 V |
| :---: | :---: |
| - $\mathrm{V}_{\mathrm{cc}}$ to Analog Common | . 0 to -165V |
| - $\mathrm{V}_{\mathrm{DD}}$ to Digital Common. | 0 to +70 V |
| Analog Common to Digital Common | $\ldots . . . \pm 05 \mathrm{~V}$ |
| Logic Inputs to Digital Common | -03 V to $\mathrm{V}_{D D}+05 \mathrm{~V}$ |
| Analog In to Analog Common | $\pm 165 \mathrm{~V}$ |
| Lead Temperature, (solderıng, 10s) | $+300^{\circ} \mathrm{C}$ |

## INPUT/OUTPUT RELATIONSHIPS

| ANALOG INPUT |  | DIGITAL OUTPUT |  |
| :--- | :---: | :---: | :---: |
|  | CONDITION | BTC | BOB |
| $+2999908 V$ | +Full Scale | 7FFF Hex | FFFF Hex |
| -3000000 V | -Full Scale | 8000 Hex | 0000 Hex |
| 0000000 V | Bipolar Zero | 0000 Hex | 8000 Hex |
| -0000092 V | Zero - 1LSB | FFFF Hex | 7FFF Hex |

## PIN DESCRIPTIONS

| PIN | NAME | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | Analog in | Input | Analog Signal Input ( $15 \mathrm{k} \Omega$ input impedance) |
| 2 | - $\mathrm{V}_{\text {cc }}$ |  | Analog power supply ( -5 V to -15 V ) |
| 3 | MSB Adjust | Input | Internal adjustment point to allow adjustment of MSB major carry. |
| 4 | $+V_{D D}$ |  | Power connection for comparator ( +5 V ). |
| 5 | No Connection |  | No internal connection |
| 6 | Comparator Common |  | Comparator common connection |
| 7 | MSB | Output | Parallel output of bit 1 (MSB) for use in offset adjustments. |
| 8 | BTC/BOB Select | Input | Twos complement (open) or straight binary (grounded) data output format selection. |
| 9 | Status | Output | Output signal held high until conversion is complete |
| 10 | Clock Out | Output | Internal clock output generated from RC network on pins 11 and 12 (also present when external clock is used lagging external clock by $\approx 24 \mathrm{~ns}$ and same duty cycle). |
| 11 | $\mathrm{R}_{1} \mathrm{C}_{1}$ |  | RC connection point used to generate the internal clock (tied to +5 V with a $5 \mathrm{k} \Omega$ resistor when external clock option is used) Sets clock pulse width. |
| 12 | $\mathrm{R}_{2} \mathrm{C}_{2}$ |  | RC connection point used to generate the internal clock (tied to +5 V with $5 \mathrm{k} \Omega$ resistor when external clock option is used) Sets clock period. |
| 13 | Sout2 | Output | Internal shift register containing the previous conversion result (alternate latched data output mode) |
| 14 | +VDD |  | Power connection for +5 V logic supply |
| 15 | Sout1 | Output | Primary real-time data output synchronized to clock out. |
| 16 | External Clock | Input | External clock input point (internal clock must be disabled) |
| 17 | Int/Ext Clock Select | Input | Selects internal or external clock mode (low = internal; open = external). |
| 18 | Short Cycle | Input | Terminates conversion at less than 16-bits (open for 16-bit mode). |
| 19 | Convert Command | Input | Starts conversion process (can optionally be generated internally). |
| 20 | Sout2 Latch | Input | Latches previous conversion result for readout (must be issued with the Sout2 clock to initiate latch and an internal convert command). |
| 21 | Sout2 Clock | Input | Used to read out internally latched data from previous conversion. |
| 22 | Digital Common |  | Digital grounding pin. |
| 23 | $+V_{c c}$ |  | Analog supply connection ( +5 V to +15 V ). |
| 24 | $V_{\text {Pot }}$ | Output | Voltage output for optienal adjustment of the MSB transition. |
| 25 | Reference Decouple |  | Reference decoupling point. |
| 26 | Analog Common |  | Analog grounding pin. |
| 27 | Reference Out | Output | Should not be used except as shown in connection diagram. |
| 28 | Speed Up |  | Connection point for a capacitor. |

CONNECTION DIAGRAM


## TIMING REQUIREMENTS

As shown in the Timing Diagram, the PCM78 requires 17 clock cycles to complete a conversion. To calculate the clock frequency necessary for a given conversion time, the following equation may be used:

$$
\mathrm{fclock}=\frac{17}{\text { Conversion Time }}
$$

## Using Soutı With Internal Clock

The falling edge of the Convert Command gates the internal oscillator on after a slight delay, typically 75 ns . The rising edge of this internal clock sets the Status line high and resets the SAR. Data is clocked out of Souti on the subsequent 16 rising edges of the clock.
The internal clock is available on pin 10, Clock Out. The frequency and duty cycle of this clock is set by $\mathrm{R}_{1} \mathrm{C}_{1}$ and $\mathrm{R}_{2} \mathrm{C}_{2}, \mathrm{R}_{1} \mathrm{C}_{1}$ sets the duty cycle of the clock, which should be between $20 \%$ to $80 \%$, and may be set to $50 \%$ for simplicity. The relationship between duty cycle and external part values is:

Duty Cycle (in ns) $=32+1.3193 \mathrm{R}_{1} \mathrm{C}_{1} \quad \mathrm{R}$ in $\mathrm{k} \Omega$; C in pF . The period of the clock is set by $\mathrm{R}_{2} \mathrm{C}_{2}$ and may be calculated by:
Clock Period (in ns) $=220+1.3293 \mathrm{R}_{2} \mathrm{C}_{2} \quad \mathrm{R}$ in $\mathrm{k} \Omega$; C in pF .
These equations are approximate; if highly accurate time bases are required, use of an external clock is recommended.

## Using Sout1 With External Clock

The external clock is applied at pin 16, and the Int/Ext Clock Select (pin 17) should be left open. An internal pull-up resistor assures that the logical state of an open pin is " 1 ." The Convert Command should be timed so the falling edge of the Convert Command occurs before a rising edge of the Exernal Clock, since the conversion begins when this happens (recommended delay is 50 ns ). If the Convert Command's falling edge occurs after or exactly at the same time as the External Clock's rising
edge, the conversion will not begin until the next rising edge of the External Clock.
The Clock Out function is a gated form of the External Clock, i.e., the 17 clock cycles used in the conversion are present on this pin during conversion. This allows use of a continuous External Clock, with Clock Out being the clock that the converter is actually using for conversion. Note that this is simply a delayed ( $\sim 24 \mathrm{~ns}$ ) version of the external clock, and will have the same frequency and duty cycle.

## Using Sout2 Latch

As shown in the Timing (Optional) Diagram, the Sout2 Latch enables the user to latch data from the previous conversion and read it out at higher speed than the Convert Clock. This feature allows the converter to easily interface to digital filtering necessary for oversampling.
In this mode, the PCM78 generates its own internal Convert Command when the Sout2 Clock goes high
within $\pm 50 \mathrm{~ns}$ of Sout2 Latch going low; the external Convert Command may not be used, and pin 19 must be grounded. The Timing Diagram shows the recommended timing for using this mode. After the Sout2 Latch control signal goes low, data from the SAR is loaded into the Sout2 Latch on the next rising edge of the Conversion Clock (internal or external), since the SAR will reset itself prior to the latching if the Convert Clock rises before the Sout2 Clock. This condition is avoided as long as the frequency of Sout2 Clock is at least 1.5 times that of the conversion clock.
The internal Convert Command is generated upon Sout2 Latch going low, and its falling edge occurs upon the first falling edge of Sout2 Clock after Sout2 Latch goes low. Sout2 Latch should remain low for at least two cycles of Sout2 Clock to ensure proper latching.
The data read out on Sout2 is from the conversion previously performed, while the data that is present on Sourt is the real-time readout of the successive approximation as it occurs.

TIMING


TIMING (OPTIONAL)


TYPICAL FFT SPECTRAL RESPONSE




## VOLTAGE-TO-FREQUENCY CONVERTERS

Voltage-to-frequency converters provide a simple, low-cost way of converting analog signals into digital form. They provide an important alternative to other analog-to-digital conversion techniques. Their integrating input properties make them an appropriate choice when operating in noisy environments. The combination of high accuracy and linearity, low temperature drift, and monotonicity often provide performance characteristics unattainable with other techniques.
Since an analog quantity represented as a frequency is inherently serial data, it is easily handled in large multi-channel systems. Frequency information can be transmitted over long lines with excellent noise immunity using low cost digital line transmitters and receivers. Isolation can be accomplished with optical or transformer couplers without loss in accuracy. Outputs from multiple VFCs can be gated to common counter circuitry with simple digital logic. Low-cost isolation is obtained when a VFC is used together with a DC/DC converter and a single optical coupler.
Burr-Brown monolithic voltage-to-frequency converters provide industrystandard performance and reliability in such applications as precision test and measurement equipment, data acquisition systems, communications equipment, and process control.

## 10

## VOLTAGE-TO-FREQUENCY

## CONVERTERS SELECTION GUIDE

The Selection Guide shows parameters for the high grade. Refer to the Product Data Sheet for a full selection of grades. Models shown in boldface are new products introduced since publication of the previous Burr-Brown IC Data Book.

VOLTAGE-TO-FREQUENCY CONVERTERS

| Description | Model | Frequency Range (kHz) | $\mathrm{V}_{\text {IN }}$ <br> Range <br> (V) | Linearity, max (\% of FSR) | Tempco, max (ppm of FSR $/{ }^{\circ} \mathbf{C}$ ) | Temp Range ${ }^{(1)}$ | Pkg | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-Cost Monolithic | $\begin{aligned} & \text { VFC32P } \\ & \text { VFC32M } \end{aligned}$ | Userselected 500 kHz , max | Userselected | $\begin{aligned} & \pm 0.01 \text { at } 10 \mathrm{kHz} \\ & \pm 0.05 \text { at } 100 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 75 \text { typ } \\ & \pm 100 \end{aligned}$ | Com Ind | $\begin{aligned} & \text { DIP } \\ & \text { TO-100 } \end{aligned}$ | $\begin{aligned} & 10-3 \\ & 10-3 \end{aligned}$ |
| Low-Cost Complete | $\begin{aligned} & \text { VFC42 } \\ & \text { VFC52 } \end{aligned}$ | 0 to 10 0 to 100 | $\begin{aligned} & 0 \text { to }+10 \\ & 0 \text { to }+10 \end{aligned}$ | $\begin{aligned} & \pm 0.01 \\ & \pm 0.05 \end{aligned}$ | $\begin{aligned} & \pm 100 \\ & \pm 150 \end{aligned}$ | Ind <br> Ind | $\begin{aligned} & \text { DIP } \\ & \text { DIP } \end{aligned}$ | $\begin{aligned} & 10-12 \\ & 10-12 \end{aligned}$ |
| Precision Monolithic | $\begin{aligned} & \text { VFC62 } \\ & \text { VFC320 } \end{aligned}$ | Userselected, 1 MHz max | Userselected | $\begin{aligned} & \pm 0.002 \text { at } 10 \mathrm{kHz} \\ & \pm 0.002 \text { at } 10 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & \pm 20 \\ & \pm 20 \end{aligned}$ | Ind Ind | DIP, <br> TO-100 <br> for Both | $\begin{aligned} & 10-18 \\ & 10-54 \end{aligned}$ |
| Synochronized Monolithic | VFC100G | Clock Programmed, 2 MHz max | 0 to +10 | 0.1 at 1 MHz | $\pm 50$ | Ind | DIP | 10-26 |
|  | VFC101N | Clock <br> Programmed, 2MHz max | $\begin{aligned} & 0 \text { to }+10, \\ & 0 \text { to }+5, \\ & 0 \text { to }+8, \\ & -5 \text { to }+5 \end{aligned}$ | $\pm 0.02$ at 100 kHz | $\pm 40$ | Ind | PLCC | 10-41 |
| HighPerformance | VFC110 | Userselected 4MHz max | 0 to +10 | $\pm 0.05$ at 1 MHz | $\pm 50$ | Ind | DIP | 10-52 |

NOTES: (1) $\mathrm{Com}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

VFC32

MILITARY \& DIE VERSIONS
AVAILABLE

# Voltage-to-Frequency and Frequency-to-Voltage CONVERTER 

## FEATURES

- RELIABLE MONOLITHIC CONSTRUCTION
- HIGH LINEARITY:
$\pm 0.01 \%$ max at 10 kHz FS
$\pm 0.05 \%$ max at 100 kHz FS
- V/F or F/V CONVERSION
- 6-DECADE DYNAMIC RANGE
- VOLTAGE OR CURRENT INPUT
- OUTPUT TTL/CMOS COMPATIBLE


## APPLICATIONS

- INEXPENSIVE A/D AND D/A CONVERTER
- digital panel meters
- TWO-WIRE DIGITAL TRANSMISSION WITH NOISE IMMUNITY
- FM MOD/DEMOD OF TRANSDUCER SIGNALS
- PRECISION LONG TERM integrator
- high resolution optical link
- AC LINE FREQUENCY MONITOR
- MOTOR SPEED MONITOR
resistor (in series with -IN) and two capacitors (one-shot timing and input amplifier integration). High linearity is achieved with relatively few external components, e.g., $\pm 0.01 \%$ at 10 kHz . The other resistor is a non-critical open collector pull-up (four to $+V_{\text {cc }}$.
The VFC32 is available in three models and two package configurations. The TO-100 versions are hermetically sealed, and specified for the $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ranges. The plastic DIP and SOIC are specified from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.


## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{VDC}$ power supply unless otherwise noted

| CHARACTERISTICS | CONDITIONS | VFC32KP, KU |  |  | VFC32BM |  |  | VFC32SM |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT (V/F CONVERTER) FOUT $=\mathrm{V}_{\text {IN }} / 75 \mathrm{R}_{1} \mathrm{C}_{1}$, Figure 6 |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Range( ${ }^{1)}$ <br> Positive Input <br> Negative Input Current Range(1) <br> Bias Current Inverting Input Noninvertıng Input Offset Voltage(2) Differential Impedance Common-mode Impedance |  | $\begin{gathered} >0 \\ >0 \\ >0 \\ \\ 300 \\| 10 \\ 300 \\| 3 \end{gathered}$ | 20 100 1 $650 \\| 10$ $500 \\| 3$ | $\begin{gathered} +025 \mathrm{~mA} \\ \text { x } \mathrm{R}_{1} \\ -10 \\ +025 \\ \\ 100 \\ 250 \\ 4 \end{gathered}$ |  | * | * | * | ** | * | $\begin{gathered} V \\ V \\ m A \\ n A \\ n A \\ m V \\ k \Omega \\| p F \\ M \Omega \\| p F \end{gathered}$ |



## ACCURACY

| Linearity Error ${ }^{(3)}$ | $0.01 \mathrm{~Hz} \leq$ oper freq $\leq 10 \mathrm{kHz}$ $01 \mathrm{~Hz} \leq$ oper freq $\leq 100 \mathrm{kHz}$ $05 \mathrm{~Hz} \leq$ oper freq $\leq 500 \mathrm{kHz}$ | $\begin{aligned} & \pm 0005 \\ & \pm 0025 \\ & \pm 005 \end{aligned}$ | $\begin{gathered} \pm 0010(4) \\ \pm 005 \end{gathered}$ |  |  |  |  | $\%$ of FSR(5) <br> \% of FSR <br> $\%$ of FSR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Offset Error Input Offset Voltage(2) Offset Drift(6) |  | $\begin{gathered} 1 \\ \pm 3 \end{gathered}$ | 4 | * | * | * | * | $\begin{gathered} \mathrm{mV} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| Gain Error(2) Gain Drift(6) | $\mathrm{f}=10 \mathrm{kHz}$ | $\begin{gathered} 5 \\ \pm 75 \end{gathered}$ |  | $\pm 50$ | $\pm 100$ | $\pm 70$ | $\pm 150$ | $\%$ of FSR $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Full Scale Drift offset drift \& gain drift (6)(7) | $\mathrm{f}=10 \mathrm{kHz}$ | $\pm 75$ |  | $\pm 50$ | $\pm 100$ | $\pm 70$ | $\pm 150$ | ppm of FSR/ $/{ }^{\circ} \mathrm{C}$ |
| Power Supply Sensitivity | $\begin{gathered} \mathrm{f}=\mathrm{DC}, \pm \mathrm{VCC}=12 \mathrm{VDC} \\ \text { to } 18 \mathrm{VDC} \end{gathered}$ |  | $\pm 0015$ |  | * |  | * | \% of FSR/\% |

OUTPUT (V/F CONVERTER) (open collector output)

| Voltage, Logic " 0 " | Isiņk $=8 \mathrm{~mA}$ | 0 | 02 | 04 | * | * |  | * | * |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Leakage Current, Logic "1" | $\mathrm{V}_{\mathrm{O}}=15 \mathrm{~V}$ |  | 001 | 10 |  | * | * |  | * | + | $\mu \mathrm{A}$ |
| Voltage, Logic " 1 " | External pull-up resistor required (see Figure 4 ) |  |  | Vpu |  |  | * |  |  | * | V |
| Pulse Width Fall Time | For Best Linearity lout $=5 \mathrm{~mA}$, CLOAD $=500 \mathrm{pF}$ |  | 025/FmAX | 400 |  | * |  |  | * |  | sec <br> nsec |

OUTPUT (F/V CONVERTER) VOUT

| Voltage Current Impedance Capacitive Load | $\begin{gathered} \mathrm{l}_{0} \leq 7 \mathrm{~mA} \\ \mathrm{~V}_{0} \leq 7 \mathrm{VDC} \\ \text { Closed loop } \end{gathered}$ <br> Without oscillation | $\begin{gathered} 0 \text { to }+10 \\ +10 \end{gathered}$ |  | $\begin{gathered} 1 \\ 100 \end{gathered}$ |  |  | * |  |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC RESPONSE |  |  |  |  |  |  |  |  |  |  |  |
| Full Scale Frequency Dynamic Range Settling Tıme Overload Recovery | V/F to specified linearity for a full scale input step <50\% overload | 6 | (9) (9) | 500(8) | * | * |  |  | * |  | $\begin{gathered} \mathrm{kHz} \\ \text { decades } \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |
| Rated Voltage Voltage Range Quiescent Current |  | $\pm 11$ | $\begin{aligned} & \pm 15 \\ & \pm 55 \end{aligned}$ | $\begin{aligned} & \pm 20 \\ & \pm 60 \end{aligned}$ |  | * | * |  | * |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |  |  |  |
| Specification Operatıng Storage |  | $\begin{gathered} 0 \\ -25 \\ -25 \end{gathered}$ |  | +70 +85 +85 | -25 -55 -65 |  | $\begin{aligned} & +85 \\ & +125 \\ & +150 \end{aligned}$ | -55 -55 -65 |  | +125 +125 +150 | $\begin{aligned} & { }^{\circ} \mathrm{C} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

'Specification the same as VFC32KP

NOTES
1 A $25 \%$ duty cycle 1025 mA input current is recommended where possible to achieve best linearity
2 Adjustable to zero See Offset and Gain Adjustment section
3 Linearity error is specified at any operating frequency from the straight line intersecting $90 \%$ of full scale frequency and $01 \%$ of full scale frequency See Discussion of Specifications section
Above 200 kHz , it is recommended all grades be operated below $+85^{\circ} \mathrm{C}$
4. $\pm 0015 \%$ of FSR for negative inputs shown in Figure 7 Positive inputs are shown in Figure 6

5 FSR = Full Scale Range icorresponds to full scale frequency and full scale input voltage
6 Exclusive of external components' drift
7 Positive drift is defined to be increasing frequency with increasing temperature
8 For operation above 200 kHz up to 500 kHz , see Discussion of Specifications and Installation and Operation sections
9 One pulse of new frequency plus $1 \mu \mathrm{sec}$

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltages | $\pm 22$ |
| :---: | :---: |
| Output Sink Current (Fout) | 50 mA |
| Output Current (Vout) | $+20 \mathrm{~mA}$ |
| Input Voltage, -Input | ... $\pm$ Supply |
| Input Voltage, + Input | . $\pm$ Supply |
| Comparator Input | ... $\pm$ Supply |
| Storage Temperature Range |  |
| VFC32BM, SM | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| VFC32KP, KU | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## MECHANICAL




NOTE Leads in true position within $001^{\prime \prime}(025 \mathrm{~mm})$ R at MMC at seatıng plane

Pin numbers shown for reference only Numbers may not be marked on package

VFC32KU - Plastic SOIC


|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 332 | 348 | 844 | 884 |  |
| A $_{1}$ | 325 | 348 | 826 | 884 |  |
| B | 146 | 162 | 371 | 411 |  |
| B $_{1}$ | 128 | 146 | 325 | 371 |  |
| C | 052 | 068 | 132 | 173 |  |
| D | 014 | 019 | 036 | 048 |  |
| G | 050 BASIC | 127 BASIC |  |  |  |
| H | 016 | 024 | 041 |  | 061 |
| J | 008 | 012 | 020 | 030 |  |
| L | 226 | 246 | 574 |  | 625 |
| M | $5^{\circ}$ TYP |  | $5^{\circ}$ TYP |  |  |
| N | 000 | 012 | 000 | 030 |  |

NOTE Leads in true position within $001^{\prime \prime}(025 \mathrm{~mm}) \mathrm{R}$ at MMC at seating plane

|  | INCHES |  | MILLIMETERS |  |  |  |
| :---: | ---: | ---: | ---: | ---: | :---: | :---: |
|  | MIN | MAX | MIN |  |  |  |
| A | 700 | 800 | 1778 | 2032 |  |  |
| A $_{1}$ | 685 | 785 | 1740 | 1994 |  |  |
| B | 230 | 290 | 5.85 | 738 |  |  |
| B $_{1}$ | 200 | 250 | 509 | 636 |  |  |
| C | 120 | 200 | 305 | 509 |  |  |
| D | 015 | 023 | 038 | 059 |  |  |
| F | 030 | 070 | 076 | 178 |  |  |
| G | 100 BASIC |  | 254 BASIC |  |  |  |
| H | 050 | 100 | 127 |  |  |  |
| J | 008 | 015 | 020 | 038 |  |  |
| K | 070 | 150 | 178 | 382 |  |  |
| L | 300 |  | BASIC | 763 |  | BASIC |
| M | $0^{\circ}$ | $15^{\circ}$ | $0^{\circ}$ |  |  |  |
| N | 010 | 030 | 025 | 076 |  |  |
| P | 025 | 050 | 064 | 127 |  |  |



PIN CONFIGURATIONS


## DISCUSSION OF SPECIFICATIONS

## LINEARITY

Linearity is the maximum deviation of the actual transfer function from a straight line drawn between the end points ( $90 \%$ of full scale input or frequency and $0.1 \%$ of full scale called zero). Linearity is the true measure of voltage-to-frequency converter's performance, and is a function of the full scale frequency. Refer to Figure 1 to determine typical linearity error for your application. For a given full scale frequency, the linearity error decreases with decreasing operating frequency as shown in Figure 2. Also, best linearity is achieved at lower gains ( $\Delta \mathrm{F}_{\text {out }} / \Delta \mathrm{V}_{\text {IN }}$ ) with operation as close to the chosen full scale frequency as possible.
The high linearity of the VFC32 makes the device an excellent choice for use as the front end of $A / D$ converters with 8- to 12-bit resolution, and for highly accurate transfer of analog data over long lines in noisy environments (2-wire serial data transmission).


FIGURE 1. Linearity Error vs Full Scale Frequency. ( $25 \%$ Duty Cycle)


## FREQUENCY STABILITY vs TEMPERATURE

The full scale frequency drift of the VFC32 versus temperature is expressed as parts per million of full scale range per ${ }^{\circ} \mathrm{C}$. As shown in Figure 3, the drift increases above 100 kHz , and this should be taken into account for


FIGURE 2. Linearity Error vs Operating Frequency. ( $25 \%$ Duty Cycle)


FIGURE 3. Full Scale Drift vs Full Scale Frequency. ( $25 \%$ Duty Cycle)


FIGURE 4. Functional Block Diagram of the VFC32.
specific applications. To determine the total accuracy drift over temperature, the drift coefficients of external components (especially $R_{1}$ and $C_{1}$ ) must be added to the drift of the VFC32. Above 200 kHz , it is recommended all grades be operated below $+85^{\circ} \mathrm{C}$. Higher duty cycle (up to $50 \%$ ) and higher output transistor collector current (up to 15 mA ) will be required. Linearity will, however, be degraded.

## RESPONSE

Response of the VFC32 to changes in input signal level is specified for a full scale step, and is 1 microsecond plus 1 pulse of the new frequency. For a 10 volt input signal step with the VFC32 operating at 100 kHz full scale, the settling time to within $\pm 0.01 \%$ of full scale is 11 microseconds.

## THEORY OF OPERATION

The VFC32 monolithic voltage-to-frequency converter provides a digital pulse train output whose repetition rate is directly proportional to the analog input voltage in Figure 4.
Essentially, the input amplifier acts as an integrator that produces a 2-part ramp. The first part is a function of the input voltage, and the second part dependent on the current sink. When a positive input voltage is applied at $\mathrm{V}_{\mathrm{IN}}$, a constant current will flow through the input resistor, causing the voltage at $f_{I N}$ to ramp down toward zero, according to $\mathrm{dV} / \mathrm{dt}=\mathrm{V}_{\mathrm{IN}} / \mathrm{R}_{1} \mathrm{C}_{1}$. During this time, the constant current sink is disabled by the switch. Note, this period is only dependent on $\mathrm{V}_{\text {IN }}$ and integrating components. When the ramp reaches a voltage close to zero, the comparator will cause the one-shot to fire. The one-shot period is determined by an internal 7.5 V reference and $C_{1}$. The $\mathrm{f}_{0 \text { U1 }}$ signal will then change logic states, going from a " 0 " to a " 1 ", and the switch will close,
enabling the constant current sink. The ramp voltage will then change direction and begin to ramp up. Since $V_{1} / R_{1}$ is always set up to be less than ImA, the current in the integrating capacitor will flow toward the summing junction, and the ramp voltage rate of change will be;

$$
\frac{\mathrm{dV}}{\mathrm{dt}}=\frac{\frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{R}_{1}}-1 \mathrm{~mA}}{\mathrm{C}_{2}}
$$

Before the ramp voltage can saturate the input amplifier, the one-shot will reset, disabling the current sink, changing the output state back to logic " 0 ", and restarting the cycle. Since the integrating capacitor $\mathrm{C}_{2}$ affects both the rising and falling segments of the ramp voltage, its tolerance and temperature coefficient do not affect the output frequency. It should, however, have a leakage current that is small compared to $\mathrm{V}_{\text {IN }} / \mathrm{R}_{1}$, since this parameter will add directly to the gain error of the VFC. $C_{1}$, which controls the one-shot period, should be very precise since its tolerance and temperature coefficient add directly to the errors in the transfer function.
To operate the VFC32 as a highly linear frequency-tovoltage converter, open the connection between $V_{\text {out }}$ and $f_{\text {IN }}$, and connect $V_{\text {IN }}$ to $V_{\text {OUT. }}$. The input frequency should be coupled through a capacitor to $f_{\text {IN }}$, and a positive output voltage proportional to $f_{\text {IN }}$ will be generated at the $V_{\text {out }}$ connection. For details see Installation and Operating Instructions.
The total VFC period is determined by the following equations, which is shown graphically in Figure 5.

$$
\begin{aligned}
& f_{\mathrm{o}}=\frac{1}{t} \\
& t=t_{1}+t_{2} \text { and } i=c d v / d t \\
& t=\Delta V_{\text {OUT }} t_{1} \frac{C_{2}}{V_{\text {IN }} /\left(R_{1}\right)}+\Delta V_{\text {out }} t_{2} \frac{C_{2}}{V_{\text {IN }} /\left(R_{1}\right)-\operatorname{lmA}}
\end{aligned}
$$



FIGURE 5. Integrator and VFC Output Timing.
and:

$$
\begin{aligned}
& -\Delta V_{\text {OUT }_{1}}=+\Delta V_{\text {out }}^{2}
\end{aligned}{ }_{2}=C_{1} \frac{7.5 \mathrm{~V}}{\operatorname{lmA}}
$$

The equations reduce to:

$$
\mathrm{f}_{\mathrm{o}}=\frac{\mathrm{V}_{\mathrm{IN}}}{7.5\left(\mathrm{R}_{\mathrm{t}}\right) \mathrm{C}_{1}}
$$

## DUTY CYCLE

The duty cycle (D) of the VFC is the ratio of the one-shot period ( $\mathrm{t}_{2}$ ) or pulse width, PW, to the total VFC period ( $\mathrm{t}_{1}$ $+t_{2}$ ). It is measured at the full scale input voltage, which gives the full scale output frequency, $\mathrm{F}_{\mathrm{FS}}$.

$$
\begin{aligned}
D & =\frac{t_{2}}{t_{1}+t_{2}}=P W \times F_{F S} \\
P W & =\frac{D}{F_{F S}}
\end{aligned}
$$

Duty cycle is related to the maximum input current and the $\operatorname{lmA}$ (nominal) current sink. By reducing the equations for $t_{2}$ and $f_{0}$ :

$$
D=\frac{\mathrm{V}_{\text {IN }} \max /\left(R_{1}\right)}{\operatorname{lm} A}=\frac{\mathrm{I}_{\text {IN }} \max }{\operatorname{lm} A}
$$

A $25 \%$ duty cycle or less is recommended to achieve the best linearity. This corresponds to a maximum input current of 0.25 mA . However, for frequencies above 200 kHz a higher duty cycle (up to $50 \%$ ) will provide more stable high temperature operation at a sacrifice in linearity.
In general, designs with the VFC32 include: (1) Choosing $\mathrm{F}_{\mathrm{MAX}}$, (2) Choosing the duty cycle ( $\mathrm{D}=0.25$ typically), (3) Determining the one-shot PW, and (4) Calculating $C_{1}$, $\mathrm{C}_{2}, \mathrm{R}_{1}, \mathrm{R}_{2}$, and $\mathrm{R}_{3}$.

## INSTALLATION AND OPERATING INSTRUCTIONS

The VFC32 can be connected to operate as a V/F converter that will accept either positive or negative input voltages, or an input current. Refer to Figures 6 and 7.


FIGURE 6. Connection Diagram for V/F Conversion, Positive Input Voltages.


FIGURE 7. Connection Diagram for V/F Conversion, Negative Input Voltages.

Differential inputs are also possible (in Figure 7 lift ground on $R_{3}$ and drive $R_{3}$ and pin 14 differentially). Note, no CMR will be present.
The full scale frequency and full scale input voltage (current) are established by the selection of values for R1, C 2 , and C1. Most applications will require a gain adjustment pot (R3), but the offset adjust network (R4, R5) can be omitted if input offset voltages of 1 mV to 4 mV can be tolerated. R2 is an output pull up resistor and its value depends on the pull up voltage and output drive requirements.

## EXTERNAL COMPONENT SELECTION CRITERIA

One-shot Capacitor, C1. This capacitor determines the duration of the output pulse, and is a function of the full scale frequency, according to this equation:

$$
\begin{gathered}
\mathrm{Cl}(\mathrm{pF})=33 \times 10^{6} / \mathrm{f}_{\mathrm{MAX}}-30 \\
\text { Above } 425 \mathrm{kHz} \text { use } 47 \mathrm{pF}
\end{gathered}
$$

Select the closest standard value to the capacitance given by the equation. The initial tolerance of this capacitor is


FIGURE 8. Output Pulse Width $(\mathrm{D}=0.25)$ and Full Scale Frequency vs External One-shot Capacitance.
not critical since R 3 will be adjusted to remove initial gain errors. The temperature drift is critical, since it will add directly to the errors in the transfer function. An NPO ceramic type is recommended. Every effort should be made to minimize the parasitic capacitance at this connection to the VFC32 and C1 should be mounted as close as possible. Figure 8 shows pulse width and FS frequency for various values of Cl .

Input Resistor R1 and R3. R1 and R3 determine the magnitude of the current which charges the integrator capacitor. It is a function of the full scale input voltage, according to this equation for $25 \%$ duty cycle.
R1 ( $\mathrm{k} \Omega$ ) [ $90 \%$ - \% tolerance Cl$] \times \mathrm{V}_{\text {IN }} \max / 0.25 \mathrm{~mA}$
R 1 is scaled down by [ 1 -(initial C 1 tolerance +0.1 )] to allow the addition of a series gain adjusting pot, R3.

$$
R_{3}(k \Omega)=V_{\text {IN }} \max / 0.25 \mathrm{~mA}-R_{1}
$$

R1 should have a very low temperature coefficient since this drift adds directly to the errors in the transfer function. If the input signal is a current rather than a voltage, R1 and R3 should be replaced with a short circuit, and the full scale input current should be 0.25 mA ( $25 \%$ duty cycle). Removal of gain error then requires adjustment of Cl .

Integrating Capacitor C2. C2 is a function of the full scale frequency, according to this equation:

$$
\begin{aligned}
\mathrm{C}_{2}(\mu \mathrm{~F})= & 10^{2} / \mathrm{f}_{\mathrm{MAX}} \text { below } 100 \mathrm{k} \mathrm{~Hz} \\
& 0.001 \mu \mathrm{~F} \text { min above } 100 \mathrm{kHz}
\end{aligned}
$$

Select the closest standard value to the capacitance given by the equation. The initial tolerance and temperature stability are not critical since these errors do no affect the transfer function. Since the leakage current of the capacitor introduces a gain error, select a capacitor with leakage that is small compared to the full scale input current e.g., 0.25 mA . A mylar type is recommended.
Output Pull Up Resistor R2. The open collector output
can sink up to 8 mA and still be TTL-compatible. Select R2 according to this equation:

$$
\mathrm{R}_{2} \min (\Omega)=\mathrm{V}_{\text {PULLUP }} /\left(8 \mathrm{~mA}-\mathrm{i}_{\text {LIOAD }}\right)
$$

A $10 \%$ carbon composition resistor is suitable for use as R2.
Operation above 200 kHz up to 500 kHz requires higher duty cycles up to $50 \%\left(\mathrm{I}_{\mathrm{IN}}=0.5 \mathrm{~mA}\right)$ and a pull-up resistor that permits 15 mA to flow in the output transistor. At this speed, capacitive loading should be minimized to 100 pF or less to allow the output voltage time to rise to logic one. Due to the large collector current, the logic zero may rise above +0.4 V . This may require an interface circuit such as diode clamp or voltage comparator for coupling to TTL inputs. Note, that linearity will degrade. Also, it is recommended to stay below $+85^{\circ} \mathrm{C}$ at high frequencies.

## FREQUENCY-TO-VOLTAGE CONVERSION

To operate the VFC32 as a frequency-to-voltage converter, connect the unit as shown in Figure 9. To interface with TTL-logic, the input should be coupled through a capacitor, and the input to pin 10 biased near +2.5 V . The converter will detect the falling edges of the input pulse train as the voltage at pin 10 crosses -0.6 V . Choose C 3 for appropriate value of $t$ (see Figure 9). For input signals with amplitudes less than 5 V , pin 10 should be binced closer to zero, to insure that the input signal at pin 10 crosses the -0.6 V threshold. Errors are nulled following the procedure given on this page, using 0.001 X full scale frequency to null offset, and full scale frequency to null the gain error. Use equations from $\mathrm{V} / \mathrm{F}$ calculations to find $R_{1}, R_{3}, R_{4}, R_{5}, C_{1}$ and $C_{2}$.

## POWER SUPPLY CONSIDERATIONS

The power supply rejection ratio of the VFC32 is $0.015 \%$ of $\mathrm{FSR} / \%$ max. To maintain $\pm 0.015 \%$ conversion,


FIGURE 9. Connection Diagram for F/V Conversion.
power supplies which are stable to within $\pm 1 / /$ are recommended. These supplies should be bypassed as close as possible to the converter with $0.01 \mu \mathrm{~F}$ capacitors.

Current in the fout pin (logic sink current) flows in the common connection (pin 11 of DIP package). It is advisable to separate this common lead ground from the analog ground associated with the integrator input to avoid errors produced by logic current flowing through any ground return impedance.

Trimming Components R3, R4, R5.
R5 nulls the offset voltage of the input amplifier. It should have a series resistance between $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ and a temperature coefficient less than $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. R4 can be a $20 \%$ carbon composition resistor with a value of $10 \mathrm{M} \Omega$.
R3 nulls the gain errors of the converter and compensates for initial tolerances of R1 and C1. Its total resistance should be at least $20 \%$ of R1, if R1 is selected $10 \%$ low (see R1 equation). Its temperature coefficient should be no greater than five times that of R1, to maintain a low drift of the R3-R1 series combination.

## OFFSET AND GAIN ADJUSTMENT PROCEDURES

To null errors to zero, follow this procedure:

1. Apply an input voltage that should produce an output frequency of 0.001 X full scale.
2. Adjust R5 for proper output.
3. Apply the full scale input voltage.
4. Adjust R3 for proper output.
5. Repeat steps 1 through 4.

If nulling is unnecessary for the application, delete $R_{4}$ and $R_{5}$, and replace $R_{3}$ with a short circuit.

## DESIGN EXAMPLE

Given a full scale input of +10 V , select the values of $R_{1}$, $\mathrm{R}_{2}, \mathrm{R}_{3}, \mathrm{C}_{1}$, and $\mathrm{C}_{2}$ for a $25 \%$ duty cycle at 100 kHz maximum operation into one TTL load. See Figure 6.

Selecting $C_{1}$
$\mathrm{C}_{1}=33 \times 10^{6} / \mathrm{f}_{\mathrm{MAX}}-30$
$=33 \times 10^{6} / 100 \mathrm{kHz}-30$
$=300 \mathrm{pF}$
Choose a 300 pF NPO ceramic capacitor with $\pm 1 \%$ tolerance.

Selecting $\mathrm{R}_{1}$ and $\mathrm{R}_{3}$ (for $\mathrm{D}=0.25$; for $\mathrm{D}=0.5$ use 0.5 mA )
$\mathrm{R}_{1}=\left[90 \%-\%\right.$ tolerance of $\left.\mathrm{C}_{1}\right] \times \mathrm{V}_{\text {IN }} \max / 0.25 \mathrm{~mA}$
$=[0.9-0.1] \times 10 \mathrm{~V} / 0.25 \mathrm{~mA}$
$=32 \mathrm{k} \Omega$
Choose a $32.4 \mathrm{k} \Omega$ metal film resistor with $\pm 1 \%$ tolerance.
$\mathrm{R}_{3}=10 \mathrm{~V} / 0.25 \mathrm{~mA}-\mathrm{R}_{1}$

$$
=8 \mathrm{k} \Omega
$$

Choose a $10 \mathrm{k} \Omega$ cermet potentiometer
Selecting $\mathrm{C}_{2}$
$\mathrm{C}_{2}=10^{2} / \mathrm{F}_{\mathrm{MAX}}$
$=10^{2} / 100 \mathrm{kHz}$
$=0.001 \mu \mathrm{~F}$
Choose a $0.001 \mu \mathrm{~F}$ mylar capacitor with $\pm 5 \%$ tolerance.
Selecting $\mathrm{R}_{2}$
$\mathrm{R}_{2}=\mathrm{V}_{\mathrm{PLILLUP}} /\left(8 \mathrm{~mA}-\mathrm{i}_{\mathrm{LOAD}}\right)$
$=5 \mathrm{~V} /(8 \mathrm{~mA}-1.6 \mathrm{~mA})$, one TTL-load $=1.6 \mathrm{~mA}$
$=781 \Omega$
Choose a $750 \Omega$ 1/4-watt carbon composition resistor with $\pm 5 \%$ tolerance.

## TYPICAL APPLICATIONS

Excellent linearity, wide dynamic range, and compatible TTL, DTL, and CMOS digital output make the VFC32 ideal for a variety of VFC applications. High accuracy allows the VFC32 to be used where absolute or exact readings must be made. It is also suitable for systems requiring high resolution up to 12 -bits.
Figures 10-14 show typical applications of the VFC32.


FIGURE 10. Inexpensive A/D with Serial Transmission of Digital Data.


FIGURE 11. Inexpensive Digital Panel Meter.


FIGURE 12. Remote Transducer Readout via Fiber Optic Link (analog and digital output).


FIGURE 13. Bipolar input is accomplished by offsetting the input to the VFC with a reference voltage. Accurately matched resistors in the REF101 provide a stable half-scale output frequency at zero volts input.


FIGURE 14. Absolute value circuit with the VFC32. Op $\mathrm{amp}, \mathrm{D}_{1}$ and $\mathrm{Q}_{1}$ (its base-emitter junction functioning as a diode) provide full-wave rectification of bipolar input voltages. VFC output frequency is proportional to $\left|e_{1}\right|$. The sign bit output provides indication of the input polarity.


# VOLTAGE-TO-FREQUENCY AND FREQUENCY-TO-VOLTAGE CONVERTER 

FEATURES<br>- V/F OR F/V CONVERSION<br>- TWO FREQUENCY RANGES<br>10kHz (VFC42)<br>100kHz (VFC52)<br>- LOW NONLINEARITY $\pm 0.01 \%$ max (VFC42) $\pm 0.05 \%$ max (VFC52)<br>- MINIMAL EXTERNAL COMPONENTS REQUIRED Add only one external resistor for V/F operation<br>- 6 DECADE DYMAMIC RANGE<br>- OUTPUT DTL/TTL/CMOS COMPATIBLE

## DESCRIPTION

VFC42 and VFC52 are hybrid microcircuits which can be connected as voltage-to-frequency or frequency-to-voltage converters. They provide a simple, low cost method of converting analog signals into an equivalent digital form. The digital output is an open collector which can be made compatible with DTL, TTL, or CMOS logic. The output is a train of constant-amplitude, constant-width pulses whose repetition rate is proportional to the amplitude of the analog input voltage. In the frequency-tovoltage mode the pulses become the input and the proportional DC voltage, the output.
Both models are offered in epoxy ( $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ) and hermetic metal $\left(-25^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) 14-pin DIP packages.

## THEORY OF OPERATION

VFC42 and VFC52 hybrid voltage-to-frequency converters provide a digital pulse train output whose repetition rate is directly proportional to the analog input voltage. To understand the circuit's operation see Figure 1.
The input amplifier is connected in an integrator configuration. When a positive input voltage is applied at $\mathrm{V}_{\mathbf{I N}}$, a constant current flows through the input resistor causing voltage at $f_{\text {IN }}$ to ramp down toward zero, according to $\mathrm{dV} / \mathrm{dt}=\mathrm{V}_{\mathrm{IN}} / \mathrm{R}_{1} \mathrm{C}_{2}$. During this time the constant current sink is disabled by the switch. When the ramp reaches zero volts, the comparator causes the oneshot to fire. The fout signal then changes states, going from logic 0 to logic 1 and the switch closes, enabling the constant current sink. Ramp voltage then changes direction and begins to ramp up. Since $V_{\text {IN }} / R_{1}$ is always set to be less than $\operatorname{lmA}$, current in the integrating capacitor flows toward the summing junction and ramp voltage
range of change will be

$$
\frac{d V}{d t}=\frac{\left(\frac{V_{\text {in }}}{R_{1}}\right)-\operatorname{lm} A}{C_{2}}
$$

Before the ramp voltage can saturate the input amplifier, the one-shot resets, disabling the current sink, changing the output state back to logic 0 and restarting the cycle.
To operate VFC42 and VFC52 as highly linear frequency-to-voltage converters, open the connection between $V_{\text {out }}$ and $F_{\text {In }}$ and connect $V_{\text {In }}$ to $V_{\text {out. }}$ The input frequency should be coupled through a capacitor to $\mathrm{f}_{\text {IN }}$. A positive output voltage proportional to fin will be generated at the Vour connection. An external capacitor connected between pins 13 and 14 (paralleling C 2 ) should be added to reduce output ripple. Refer to Operating Instructions for detailed information on F/V operation.

## DISCUSSION OF SPECIFICATIONS

## LINEARITY

Linearity, the maximum deviation of the actual transfer function from a straight line drawn between the end points (full scale input and zero input), is the true measure of a FVC's performance and is a function of full scale frequency. The high linearity of VFC42 and VFC52 makes these devices an excellent choice for use in A/D converters with 10 ( $0.05 \%$ ) and 12 bit ( $0.012 \%$ ) accuracy and for highly accurate analog data transfer over long lines in noisy environments.

## FREQUENCY STABILITY VS TEMPERATURE

Frequency stability vs temperature is expressed as parts per million of full scale range per ${ }^{\circ} \mathrm{C}$. Since frequency
drift is a function of the specified temperature range, the "SM" models will meet the lower drift specifications of the "BM" models over the narrower $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range. Error sources do not drift linearly over temperature, consequently the units drift much less at higher temperatures.

## RESPONSE TIME

Response time of VFC42 and VFC52 to input signal level changes is specified for a full scale step and is $1 \mu \mathrm{sec}$ plus 1 period of the new frequency. Typical settling time to within rated linearity for a positive input voltage step of +10 V is $101 \mu \mathrm{sec}$ for VFC42 and $11 \mu \mathrm{sec}$ for VFC52.

SPECIFICATIONS

## ELECTRICAL

Specifications at $T_{A}=+25^{\circ} \mathrm{C}$, and $\pm 15 \mathrm{VDC}$ power supplies unless otherwise noted.

| MODEL | VFC42 |  |  | VFC52 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | Max |  |
| Full Scale Frequency |  | 10 |  |  | 100 |  | kHz |
| INPUT |  |  |  |  |  |  |  |
| Analog Input (V/F) <br> Voltage Range <br> Current Range <br> Input Bias Current (pin 14) Inverting Input Input Offset Voltage (trimmable to zero) Input Impedance (pin 1) | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ <br> 32 | $\begin{gathered} 6 \\ 100 \\ 40 \end{gathered}$ | $\begin{gathered} 10 \\ +0.25 \\ 8 \\ 200 \\ 48 \\ \hline \end{gathered}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ $32$ | $\begin{gathered} 6 \\ 100 \\ 40 \end{gathered}$ | $\begin{gathered} +10 \\ +0.25 \\ 8 \\ 200 \\ 48 \\ \hline \end{gathered}$ | V <br> mA <br> nA <br> $\mu \mathrm{V}$ <br> k $\Omega$ |
| Frequency Input (F/V) (pin 10) <br> Logıc Lêvels: Logic " 0 " <br> Logic "1" <br> Pulse Width Range ( $\mathbf{t}_{2}$, Fig. 6) Impedance | $\begin{gathered} -V_{c c} \\ +1.0 \\ 0.1 \\ 1 \\| 10 \end{gathered}$ | 1.2 \|| 10 | $\begin{gathered} -0.6 \\ +v_{\mathrm{cc}} \\ 15 \end{gathered}$ | $\begin{gathered} -V_{c c} \\ +1.0 \\ 0.1 \\ 1 \\| 10 \end{gathered}$ | 1.2 \|| 10 | $\begin{gathered} -0.6 \\ +V_{\mathrm{cc}} \\ 1.5 \end{gathered}$ | $\begin{gathered} v \\ v \\ \mu \mathrm{sec} \\ M \Omega \\| \mathrm{pF} \\ \hline \end{gathered}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |  |
| Transfer Functions | $\begin{aligned} & \text { fout }=V_{\text {IN }}\left(1.00 \times 10^{3}\right) \\ & V_{\text {OUT }}=f_{\text {IN }}\left(10 \times 10^{-4}\right) \end{aligned}$ |  |  | $\begin{aligned} & \text { fout }=V_{\text {IN }}\left(1.00 \times 10^{4}\right) \\ & V_{\text {OUT }}=f_{\text {IN }}\left(10 \times 10^{-5}\right) \end{aligned}$ |  |  | $\begin{gathered} \mathrm{Hz} \\ \mathrm{VDC} \end{gathered}$ |
| Accuracy <br> Full Scale Gain (adjustable to zero) <br> Linearity Error: $0.01 \mathrm{~Hz} \leq \mathrm{F} \leq 10 \mathrm{kHz}$ <br> $0.1 \mathrm{~Hz} \leq \mathrm{F} \leq 100 \mathrm{kHz}$ <br> Offset Error (pin 1) <br> Power Supply Sensitivity ${ }^{(2)}$ |  | $\begin{gathered} 01 \\ 0.005 \\ 0001 \end{gathered}$ | $\begin{gathered} 0.2 \\ 0.01 \\ 0.002 \\ 0.015 \end{gathered}$ |  | $\begin{gathered} 0.1 \\ 0.025 \\ 0.001 \end{gathered}$ | $\begin{gathered} 0.2 \\ 0.05 \\ 0.002 \\ 0.015 \end{gathered}$ | \% <br> \% of FSR ${ }^{(1)}$ <br> \% of FSR <br> \% of FSR <br> \% of FSR/\% |
| ```Temperature Stability Analog Input Full Scale Drift (gain and offset) Grade: BP (hot/cold) \({ }^{13}\) BM SM Offset Drift Grade: BP BM SM Frequency Input Full Scale Drift (gain and offset) Grade. BP (hot/cold) \({ }^{(3)}\) BM SM``` |  | $\begin{gathered} \pm 15 / \pm 50 \\ \pm 15 / \pm 50 \\ \pm 30 / \pm 60 \\ \pm 1 \\ \pm 1 \\ \pm 1 \end{gathered}$ $\begin{aligned} & \pm 15 / \pm 50 \\ & \pm 15 / \pm 50 \\ & \pm 30 / \pm 60 \\ & \hline \end{aligned}$ | $\begin{gathered} \pm 30 / \pm 100 \\ \pm 30 / \pm 100 \\ \pm 50 / \pm 100 \\ \pm 3 \\ \pm 3 \\ \pm 3 \\ \\ \pm 30 / \pm 100 \\ \pm 30 / \pm 100 \\ \pm 50 / \pm 100 \end{gathered}$ |  | $\begin{gathered} \pm 20 / \pm 50 \\ \pm 20 / \pm 50 \\ \pm 30 / \pm 60 \\ \pm 1 \\ \pm 1 \\ \pm 1 \\ \\ \pm 20 / \pm 50 \\ \pm 20 / \pm 50 \\ \pm 30 / \pm 60 \end{gathered}$ | $\begin{gathered} \pm 30 / \pm 150 \\ \pm 30 / \pm 150 \\ \pm 50 / \pm 150 \\ \pm 3 \\ \pm 3 \\ \pm 3 \\ \\ \pm 30 / \pm 150 \\ \pm 30 / \pm 150 \\ \pm 50 / \pm 150 \end{gathered}$ | ppm $/{ }^{\circ} \mathrm{C}$ <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> ppm of FSR $/{ }^{\circ} \mathrm{C}$ ppm of FSR $/{ }^{\circ} \mathrm{C}$ ppm of FSR $/{ }^{\circ} \mathrm{C}$ <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Dynamic Response <br> Settling Time to within linearity specification for full scale input step Overload Recovery Time | 1 period of new frequency $+1 \mu$ sec <br> 1 period of new frequency $+1 \mu$ sec |  |  | 1 period of new frequency $+1 \mu \mathrm{sec}$ <br> 1 period of new frequency $+1 \mu s e c$ |  |  |  |
| OUTPUT |  |  |  |  |  |  |  |
| Voltage Output <br> Voltage Range ( $10 \leq 5 \mathrm{~mA}$ ) <br> Output Current ( $\mathrm{V}_{0} \leq 7 \mathrm{~V}$ ) <br> Output Impedance (closed loop) <br> Capacitive Load <br> Frequency Output (open collector) <br> Pulse Characteristics: Logic " 1 " <br> Logic " 0 " (at lo $\leq-8 \mathrm{~mA}$ ) <br> Pulse Width <br> Output Sink Current (Logic "0", $\leq 04 \mathrm{~V}$ ). <br> Output Leakage Current (Logic "1") <br> Fall Time (lout $=-5 \mathrm{~mA}$, Cload $=500 \mathrm{pF}$ ) | $\begin{gathered} 0 \text { to }+10 \\ +10 \end{gathered}$ $\begin{gathered} 0 \\ 20 \end{gathered}$ | 25 | $\begin{gathered} 1 \\ 100 \\ +V_{\text {pulL-up }} \\ +0.4 \\ 8 \\ 1 \\ 400 \end{gathered}$ | $\begin{gathered} 0 \text { to }+10 \\ +10 \\ \\ \\ 0 \\ 2.0 \end{gathered}$ | 2.5 | $\begin{gathered} 1 \\ 100 \\ +V_{\text {pulL-up }} \\ +0.4 \\ 8 \\ 1 \\ 400 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{pF} \\ \\ \mathrm{~V} \\ \mathrm{~V} \\ \mu \mathrm{mec} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |
| Rated Supplies <br> Supply Range <br> Supply Drain (independent of operating frequency) | $\pm 9$ | $\begin{aligned} & \pm 15 \\ & \pm 6.5 \end{aligned}$ | $\begin{aligned} & \pm 20 \\ & \pm 7.5 \end{aligned}$ | $\pm 9$ | $\begin{aligned} & \pm 15 \\ & \pm 6.5 \end{aligned}$ | $\begin{aligned} & \pm 20 \\ & \pm 7.5 \end{aligned}$ | $\begin{gathered} V \\ V \\ m A \end{gathered}$ |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |
|   <br> Specification: BP, BM <br>  SM <br> Operating BM, SM <br>  BP <br> Storage. BM, SM <br>  $B P$ | $\begin{aligned} & -25 \\ & -55 \\ & -55 \\ & -55 \\ & -55 \\ & -25 \end{aligned}$ |  | $\begin{array}{r} +85 \\ +125 \\ +125 \\ +100 \\ +125 \\ +85 \end{array}$ | $\begin{aligned} & -25 \\ & -55 \\ & -55 \\ & -55 \\ & -55 \\ & -25 \end{aligned}$ | - | $\begin{array}{r} +85 \\ +125 \\ +125 \\ +100 \\ +125 \\ +85 \end{array}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & 0^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltages | $\pm 22 \mathrm{~V}$ |
| :--- | :--- |
| Output Sink Current (Foutput) | 50 mA |
| Output Current (Vourput) | +20 mA |
| Input Voltage, Pin 14 | $\pm$ Supply |
| Input Voltage, Pin 1 | $\pm$ Supply |
| Storage Temperature Range |  |
| Grade: BM, SM | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| BP | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## MECHANICAL



Tolerance (inches): .xxx $\pm 0.005$; . $x x \pm 0.02$
Connector: 14-pin DIP (145MC)
Case Material: Base - gold plated kovar, Cap - nickel-plated kovar or steel Pin material and plating compositions: Conforms to MIL-STD-883, Method 2003 (solderability) except paragraph 3.2 (aging).
Hermeticity: Conforms to MIL-STD-883, Method 1014, Condition C, Step 1, Fluorocarbon (gross leak).


## CONNECTION DIAGRAMS



## OPERATING INSTRUCTIONS

VFC42 and VFC52 can be connected for either V/F or F/V operation. Only one external component, the output pull-up resistor, is required for V/F operation. F/V operation requires the pull-up resistor and input biasing components. Gain error is the most significant error in either configuration and may be nulled out with the optional trim circuit ( $\mathbf{R x}_{x}$ and $\mathbf{R}_{\mathbf{y}}$ ). The offset error is laser trimmed at the factory and no external adjustment is required.
Power Supply Consideration: Power supplies stable to within $\pm 1 \%$ are recommended to maintain conversion accuracy. Each supply should be bypassed with $0.01 \mu \mathrm{~F}$ capacitors located as close to the VFC as possible.

## VOLTAGE-TO-FREQUENCY OPERATION

Calculating the Value of Pull-Up Resistor, Rp: The open collector output can be used to drive DTL, TTL, CMOS or discrete circuits. The maximum collector current allowed for TTL circuits in logic 0 is 8 mA . Rp may be calculated by this equation:

$$
\left.R_{P} \min =V \text { pull-up/(8mA }-i_{\text {LOAD }}\right)
$$

A $10 \%$ carbon composition resistor is suitable for this purpose. The collector current may be as great as 30 mA if a logic 0 voltage of 1.0 V is tolerable.
Gain Adjustment Procedure: Connect $R_{x}$ and $R_{y}$ as shown in Connection Diagram. Apply positive full scale voltage to the input and adjust $\mathrm{Rx}_{\mathrm{x}}$ until $10 \mathrm{kHz} \pm 1 \mathrm{~Hz}$ (VFC42) or $100 \mathrm{kHz} \pm 10 \mathrm{~Hz}$ (VFC52) is obtained at four. $\mathbf{R}_{X}$ and $\mathbf{R}_{\mathbf{Y}}$ should have temperature coefficients of $<500 \mathrm{ppm}$. These external components will add less than $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ to temperature drift.

## FREQUENCY-TO-VOLTAGE OPERATION

Input Characteristics: VFC42 and VFC52 can be connected as frequency-to-voltage converters as shown in Connection Diagram. fin should be a positive pulse train with minimum pulse width of $1.0 \mu \mathrm{sec}$ and rise and fall times of $\leq 300$ nsec. The input train $\left(f_{\mathrm{IN}}\right)$ is differential and applied to the input of the comparator (pin 10 ) (see Figure 2). Threshold voltage of the comparator lies between -0.6 and +1.0 V . When comparator input is less than -0.6 V it triggers the one-shot.
Selecting $\mathbf{R}_{A}, \mathbf{R}_{\mathbf{B}}$, and $\mathbf{C}_{\mathbf{A}}$ Input components $\mathbf{R}_{\mathbf{A}}, \mathbf{R}_{\mathbf{B}}$ and $\bar{C}_{A}$ are selected so that the trigger voltage $\left(V_{T}\right)$ is more negative than -0.6 V and transition time $\left(\mathrm{t}_{2}\right)$ is between

TABLE I. F/V Input Component Selection

| Input Type | $V_{\text {maut }}(\mathrm{V})$ |  | Vens <br> (V) | VFC42 |  |  | VFC52 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Low | High |  | $\begin{array}{\|c\|} \hline R_{\mathbf{A}} \\ (k \Omega) \end{array}$ | $\begin{gathered} R_{8} \\ (k \Omega) \end{gathered}$ | $\begin{gathered} \mathbf{C}_{\boldsymbol{A}} \\ (\mathrm{pF}) \end{gathered}$ | $\begin{gathered} R_{\mathbf{A}} \\ (k \Omega) \end{gathered}$ | Rs <br> ( $\Omega$ ) | $\begin{aligned} & C_{\boldsymbol{A}} \\ & (\mathrm{pF}) \end{aligned}$ |
| TTL | $\leq+0.4$ | $\geq+2.8$ | +1.1 | 12 | 1.0 | 1000 | 8.2 | 680 | 680 |
| 5 V CMOS | $\leq+0.5$ | $\geq+4.5$ | +1.2 | 18 | 1.6 | 2200 | 9.1 | 820 | 680 |
| 10V CMOS | $\leq+1.0$ | $\geq+9.0$ | +1.1 | 12 | 1.0 | 2200 | 6.2 | 510 | 680 |
| 15 V <br> CMOS | $\leq+1.5$ | $\geq+13.5$ | +1.1 | 12 | 1.0 | 2200 | 6.2 | 510 | 680 |

$0.3 \mu \mathrm{sec}$ and $15 \mu \mathrm{sec}$ for VFC42 and between $0.3 \mu \mathrm{sec}$ and $1.5 \mu \mathrm{sec}$ for VFC52. Table I give values for input components for several common signal sources. Values for $\mathbf{R}_{A}$, $R_{B}$ and $C_{A}$ may be selected by the user when input signal characteristics differ from those listed. Conditions described above for trigger voltage and transition time must be observed.
Equations to calculate trigger voltage and transition time are:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{T}} & =\mathrm{V}_{\mathrm{B}}+\mathrm{V}_{\text {in }}\left(\mathrm{e}^{-t} \mathrm{i} / \tau-1\right) \\
\mathrm{t}_{2} & =-\tau \ln \left[\frac{1-\mathrm{V}_{\mathrm{B}}}{\mathrm{~V}_{\text {in }}\left(\mathrm{e}^{-t} \mathrm{i} / \tau-1\right)}\right] \\
\mathrm{V}_{\mathrm{B}} & =\text { Bias voltage on pin } 10 \\
\mathrm{~V}_{\mathrm{in}} & =\text { Input pulse amplitude } \\
\mathrm{t}_{1} & =\text { Input pulse width } \\
\tau & =\text { Time constant of } \mathrm{R}_{\mathrm{A}}, \mathrm{R}_{\mathrm{B}} \mathrm{C}_{\mathrm{A}} \text { as connected }
\end{aligned}
$$

If input pulse amplitude is greater than $+V_{c c}-1 V$, a voltage larger than $+V_{c c}$ will be applied to pin 10 . Since this may damage the unit, a diode connected across $\mathbf{R}_{A}$ with the cathode tied to $+V_{c c}$ is required.
Output Characteristics: Selecting $\mathrm{C}_{\mathrm{B}}$ : Output ripple voltage amplitude is inversely proportional to the input frequency and to the value of the integrating capacitance, $\mathrm{C}_{2}+\mathrm{C}_{\mathrm{B}}$. Conversely, time required for the output to settle is directly proportional to the value of $\mathrm{C}_{2}+\mathrm{C}_{\mathrm{B}}$ and is least with small values of $\mathrm{C}_{2}+\mathrm{C}_{\mathrm{B}}$. There is, therefore, a trade-off between output ripple amplitude and output settling time.
Because ripple amplitude is greatest at lowest input frequency it is at this point where the trade-off will usually be made. Ripple voltage and integrating capacitance value are related in this manner:

$$
C_{B}=\frac{-\left(25 \times 10^{-6}\right) t_{\text {ece }}}{\ln \left[1-\frac{V_{\text {Ripple }}}{30 \mathrm{~V}}\right]} \text { farads }
$$

where $t$ is equal to $25 \mu \mathrm{sec}$ in the VFC42 and $2.5 \mu \mathrm{sec}$ in the VFC52 and C is the integrating capacitance.
Calculating output response time versus integrating capacitance is an iterative process and is plotted in Figure 3. These curves are for zero to full scale input frequency transitions. If faster response time with lower ripple voltage is desired, a low-pass filter can be connected in series with the output.
Gain Adjustment Procedure: Connect $R_{x}$ and $R_{y}$ as shown in Connection Diagram. Apply full scale frequency to the input and adjust $R_{x}$ until the full scale voltage is $+10 \mathrm{~V} \pm 1 \mathrm{mV}$ (discounting ripple). $R_{X}$ and $R_{Y}$ should have temperature coefficients of $<500 \mathrm{ppm}$. These external components will add less than $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ to temperature drift.


FIGURE 2. F/V Input Waveforms.

## APPLICATION

VFC42 and VFC52 can be used to convert analog data into a digital pulse train for transmission over long lines through high EMI environments. Illustrated in Figure 4 is a $\mathrm{V} / \mathrm{F}, \mathrm{F} / \mathrm{V}$ combination that can be used to transmit


FIGURE 3. F/V Mode Output Settling Time vs. Ripple Voltage Amplitude for Full Scale Frequency Change.
analog data of 0 to +10 V over a $100 \Omega$ shielded, twistedpair. The voltage ripple amplitude at the output will be 10 mV for a 10 V output and the settling time for a full scale $\mathbf{0}$ to +10 V change is $\mathbf{6 0}$ milliseconds.

# Voltage-to-Frequency and Frequency-to-Voltage CONVERTER 

## FEATURES

- HIGH LINEARITY, 12 to 14 blts $\pm 0.005 \%$ max at 10 kHz FS $\pm 0.03 \%$ max at 100 kHz FS $\pm 0.1 \%$ typ at 1 MHz FS
- 6-DECADE DYNAMIC RANGE
- 20ppm/ºC max GAIN DRIFT
- OUTPUT DTL/TTL/CMOS COMPATIBLE
- ACTIVE PULL-UP OUTPUT


## DESCRIPTION

The VFC62 monolithic voltage-to-frequency and frequency-to voltage converter provides a simple low cost method of converting analog signals into digital pulses. The digital pulse train repetition rate is proportional to the amplitude of the analog input voltage. In the noise-immune digital form the analog signal may be transmitted long distances without degradation. It may be converted to a binary number with a counter or microprocessor or may be returned

## APPLICATIONS <br> - INEXPENSIVE A/D AND D/A CONVERTER <br> - Digital panel meters <br> - 2-WIRE DIGITAL TRANSMISSION WITH NOISE IMMUNITY <br> - FM MOD/DEMOD OF TRANSDUCER SIGNALS <br> - PRECISION LONG TERM INTEGRATOR <br> - HIGH RESOLUTION OPTICAL LINK FOR ISOLATION <br> - AC LINE FREQUENCY MONITOR <br> - MOTOR SPEED MONITOR AND CONTROL

to analog form using a frequency-to-voltage converter.
The digital output is an active pull-up type which provides better load driving capability than the usual open collector outputs. Output pulses are DTL, TTL and CMOS compatible. High accuracy ( $\pm 0.005 \%$ $\max$ nonlinearity at 10 kHz ) is achieved with relatively few external components. Only one resistor and two capacitors are required.


International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

## SPECIFICATIONS

ELECTRICAL
At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{VDC}$ power supply unless otherwise noted

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{CHARACTERISTICS} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{VFC62BG/BM/SM} \& \multicolumn{3}{|c|}{VFC62CG/CM} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline \multicolumn{9}{|l|}{V/F CONVERTER fout \(=\mathrm{V}_{\text {IN }} / 75 \mathrm{R}_{1} \mathrm{C}_{1}\), Figure 4} \\
\hline \begin{tabular}{l}
INPUT TO OP AMP \\
Voltage Range(1) \\
Current Range(1) \\
Bias Current Inverting Input Noninvertıng Input \\
Offset Voltage(3) \\
Offset Voltage Drift \\
Differential Impedance \\
Common-mode Impedance
\end{tabular} \& \begin{tabular}{l}
Fig 4 with \(e_{2}=0\) \\
Fig 4 with \(e_{1}=0\) \\
IIN \(=V_{\text {IN }} /\) Rin
\end{tabular} \& \[
\begin{gathered}
>0 \\
<0 \\
+0.25 \\
\\
\\
300 \|| | \\
300 \| 3
\end{gathered}
\] \& \[
\begin{gathered}
4 \\
10 \\
\pm 5 \\
\mathbf{4 5 0 \| 5} \\
500 \| 3
\end{gathered}
\] \& Note 2
\[
\begin{gathered}
-10 \\
+750
\end{gathered}
\] \&  \& * \& ************) \& \begin{tabular}{l}
V \\
V \\
\(\mu \mathrm{A}\) \\
nA \\
nA \\
mV \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\(\mathrm{k} \Omega \| \mathrm{pF}\) \\
\(k \Omega \| p F\)
\end{tabular} \\
\hline \begin{tabular}{l}
ACCURACY \\
Linearity Error(1)(4)(5) \\
Offset Error \\
Offset Drift(7) \\
Gain Error(3) \\
Gain Drift(7) \\
Full Scale Drift (offset drift \& gain \(\operatorname{drift}^{(7)}\) (8)(9) \\
Power Supply Sensitivity
\end{tabular} \& \begin{tabular}{l}
Fig 4 with \(\mathrm{e}_{2}+=0(6)\) \(001 \mathrm{~Hz} \leq\) fout \(\leq 10 \mathrm{kHz}\) \\
\(01 \mathrm{~Hz} \leq\) fout \(\leq 100 \mathrm{kHz}\) \\
\(1 \mathrm{~Hz} \leq\) fout \(\leq 1 \mathrm{MHz}\) \\
Input Offset Voltage \({ }^{(3)}\)
\[
\begin{aligned}
\& f=10 \mathrm{kHz} \\
\& f=10 \mathrm{kHz}
\end{aligned}
\] \\
\(\pm \mathrm{Vcc}=14 \mathrm{VDC}\) to 18 VDC
\end{tabular} \& \& \[
\begin{gathered}
\pm 0004 \\
\pm 0008 \\
\pm 01 \\
\\
\pm 05 \\
\pm 5
\end{gathered}
\] \& \[
\begin{gathered}
\pm 0005 \\
\pm 0.03 \\
\pm 15 \\
\pm 10 \\
50 \\
50 \\
\\
\pm 0.015
\end{gathered}
\] \& \& \[
\pm 0.0015
\] \& \[
\begin{gathered}
\pm 0.002 \\
* \\
* \\
* \\
20 \\
20
\end{gathered}
\] \& \begin{tabular}{l}
\% of FSR \\
\% of FSR \\
\% of FSR ppm of FSR ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \% of FSR ppm of FSR \(/{ }^{\circ} \mathrm{C}\) ppm of FSR \(/{ }^{\circ} \mathrm{C}\) \\
\% of FSR/\%
\end{tabular} \\
\hline \begin{tabular}{l}
DYNAMIC RESPONSE \\
Full Scale Frequency Dynamic Range Settling Time \\
Overload Recovery
\end{tabular} \& \begin{tabular}{l}
\[
C_{L O A D} \leq 50 \mathrm{pF}
\] \\
(V/F) to specified linearity for a full scale input step \(<50 \%\) overload
\end{tabular} \& 6 \& Note 10 Note 10 \& 1 \& * \& * \& * \& \[
\begin{gathered}
\mathrm{MHz} \\
\text { decades }
\end{gathered}
\] \\
\hline \multicolumn{2}{|l|}{\begin{tabular}{l|c|}
\hline ACTIVE PULL-UP OUTPUT \\
Voltage, Logic "0" \& IsInk \(=8 \mathrm{~mA}\), max \\
Voltage, Logic "1" \& \\
\begin{tabular}{l|l|} 
Duty Cycle at FS \& For Best Linearity \\
Fall Time \& IOUT \(=5 \mathrm{~mA}\), CLOAD \(=500 \mathrm{pF}\)
\end{tabular} \\
\hline
\end{tabular}} \& VPU-26 \& \[
\begin{gathered}
25 \\
100
\end{gathered}
\] \& \begin{tabular}{l}
04 \\
Vpu
\end{tabular} \& * \& * \& ** \& \begin{tabular}{l}
V \\
V \\
\% \\
nsec
\end{tabular} \\
\hline \multicolumn{9}{|l|}{F/V CONVERTER Vout \(=7.5 \mathrm{R}_{1} \mathrm{C}_{1}\) Fin, Figure 9} \\
\hline \begin{tabular}{l}
INPUT TO COMPARATO \\
Impedance \\
Logic "1" \\
Logic "0" \\
Pulse-width Range
\end{tabular} \& \& \[
\begin{gathered}
50 \| 10 \\
+1.0 \\
-V c c \\
025
\end{gathered}
\] \& 150 || 10 \& \[
\begin{aligned}
\& +V_{c c} \\
\& -0.05
\end{aligned}
\] \& * \& * \& * \& \[
\begin{gathered}
\mathrm{k} \Omega \| \mathrm{pF} \\
V \\
V \\
\mu \mathrm{sec}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
OUTPUT FROM OP AMP \\
Voltage \\
Current \\
Impedance \\
Capacitive Load
\end{tabular} \& \begin{tabular}{l}
\[
\begin{aligned}
\& l_{0}=6 \mathrm{~mA} \\
\& \mathrm{VO}=7 \mathrm{VDC} \\
\& \text { Closed-loop }
\end{aligned}
\] \\
Without oscillation
\end{tabular} \& \[
\begin{gathered}
0 \text { to }+10 \\
+10
\end{gathered}
\] \& \& \[
\begin{gathered}
01 \\
100
\end{gathered}
\] \& * \& - \& * \& \[
\begin{gathered}
\mathrm{V} \\
\mathrm{~mA} \\
\Omega \\
\mathrm{pF}
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{POWER SUPPLY} \\
\hline Rated Voltage Voltage Range, Vcc Pull-up Voltage Quiescent Current \& not including load current \& \[
\begin{array}{r} 
\pm 13 \\
+35
\end{array}
\] \& \[
\begin{aligned}
\& \pm 15 \\
\& \pm 6
\end{aligned}
\] \& \[
\begin{aligned}
\& \pm 20 \\
\& +V_{\mathrm{cc}} \\
\& \pm 75
\end{aligned}
\] \& * \&  \& * \& \[
\begin{gathered}
V \\
V \\
V \\
\mathrm{~mA}
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{TEMPERATURE RANGE} \\
\hline \begin{tabular}{l}
Specification \\
B and C Grades \\
S Grade \\
Operating \\
B and C Grades \\
S Grade \\
Storage
\end{tabular} \& \& -65 \& \& -25
-55

-25
-55

+150 \& \& \& +150 \& $$
\begin{aligned}
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C} \\
& { }^{\circ} \mathrm{C}
\end{aligned}
$$ <br>

\hline
\end{tabular}

[^19]NOTES
1 A $25 \%$ duty cycle at full scale ( 0.25 mA input current) is recommended where possible to achieve best linearity.
2 Determined by Ris and full scale current range constraints.
3. Adjustable to zero. See Offset and Gain Adjustment section

4 Linearity error at any operating frequency is defined as the deviation from a straight line drawn between the full scale frequency and
$01 \%$ of full scale frequency See Discussion of Specifications section
5. When offset and gain errors are nulled, at an operating temperature, the linearity error determines the final accuracy.

6 For e1 $=0$ typical linearity errors are $0.01 \%$ at $10 \mathrm{kHz}, 02 \%$ at 100 kHz
7 Exclusive of external components drift
8 FSR = Full Scale Range (corresponds to full scale frequency and full scale input voltage).
9 Positive drift is defined to be increasing frequency with increasing temperature.
10 One pulse of new frequency plus 50 nsec typical

## ABSOLUTE MAXIMUM RATINGS

| Supply Voitages | $\pm 20 \mathrm{~V}$ |
| :--- | :--- |
| Output Sink Current at fout | 50 mA |
| Output Current at Vout | +20 mA |
| Input Voltage, -Input | $\pm \mathrm{VCC}^{\prime}$ |
| Input Voltage, +Input | $\pm \mathrm{VCC}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 seconds) | $+300^{\circ} \mathrm{C}$ |

## MECHANICAL



## PIN CONFIGURATIONS




## DISCUSSION OF SPECIFICATIONS

## LINEARITY

Linearity is the maximum deviation of the actual transfer function from a straight line drawn between the end points ( $100 \%$ full scale input or frequency and $0.1 \%$ of full scale called zero). Linearity is the most demanding measure of voltage-to-frequency converter performance, and is a function of the full scale frequency. Refer to Figure 1 to determine typical linearity error for your application. Once the full scale frequency is chosen, the linearity is a function of operating frequency as it varies between zero and full scale. Examples for 10 kHz full scale are shown in Figure 2. Best linearity is achieved at lower gains ( $\Delta \mathrm{f}_{\text {OUT }} / \Delta \mathrm{V}_{\text {IN }}$ ) with operation as close to the chosen full scale frequency as possible.
The high linearity of the VFC62 makes the device an excellent choice for use as the front end of $A / D$ converters with 12 - to 14 -bit resolution, and for highly accurate transfer of analog data over long lines in noisy environments (2-wire digital transmission).


FIGURE 1. Linearity Error vs Full Scale Frequency.


FIGURE 2. Linearity Error vs Operating Frequency.

## FREQUENCY STABILITY VS TEMPERATURE

The full scale frequency drift of the VFC62 versus temperature is expressed as parts per million of full scale range per ${ }^{\circ} \mathrm{C}$. As shown in Figure 3, the drift increases above 10 kHz . To determine the total accuracy drift over temperature, the drift coefficients of external components
(especially $R_{1}$ and $C_{1}$ ) must be added to the drift of the VFC62.


FIGURE 3. Full Scale Drift vs Full Scale Frequency.

## RESPONSE

Response of the VFC62 to changes in input signal level is specified for a full scale step, and is 50 nsec plus 1 pulse of the new frequency. For a 10 V input signal step with the VFC62 operating at 100 kHz full scale, the settling time to within $\pm 0.01 \%$ of full scale is $10 \mu \mathrm{sec}$.

## THEORY OF OPERATION

The VFC62 monolithic voltage-to-frequency converter provides a digital pulse train output whose repetition rate is directly proportional to the analog input voltage. The circuit shown in Figure 4 is composed of an input amplifier. two comparators and a flip-flop (forming a one-shot), two switched current sinks, and an active pullup output transistor stage. Essentially the input amplifier acts as an integrator that produces a two-part ramp. The first part is a function of the input voltage, and the second part is dependent on the input voltage and current sink. When a positive input voltage is applied at $\mathrm{V}_{\text {IN }}$, a current will flow through the input resistor, causing the voltage at Vout to ramp down toward zero, according to $\mathrm{dV} / \mathrm{dt}=$ $\mathrm{V}_{\mathrm{IN}} / \mathrm{R}_{1} \mathrm{C}_{1}$. During this time the constant current sink is disabled by the switch. Note, this period is only dependent on $\mathrm{V}_{\mathrm{IN}}$ and the integrating components.

When the ramp reaches a voltage close to zero, comparator A sets the flip-flop. This closes the current sink switches as well as changing fout from logic 0 to logic 1. The ramp now begins to ramp up, and 1 mA charges through $C_{1}$ until $V_{C 1}=-7.5 \mathrm{~V}$. Note this ramp period is dependent on the 1 mA current sink, connected to the negative input of the op amp, as well as the input voltage. At this -7.5 V threshold comparator B resets the flip-flop, and the ramp voltage begins to ramp down again before the input amplifier has a chance to saturate. In effect the comparators and flip-flop form a one-shot whose period is determined by the internal reference and a 1 mA current sink plus the external capacitor, $\mathrm{C}_{1}$. After the one-shot resets, fout changes back to logic 0 and the cycle begins again.
The transfer function for the VFC62 is derived as follows


FIGURE 4. Functional Block Diagram of the VFC62.
for the circuit shown in Figure 4. Detailed waveforms are shown in Figure 5.

$$
\begin{equation*}
\mathrm{fout}=\frac{1}{\mathrm{t}_{1}+\mathrm{t}_{2}} \tag{1}
\end{equation*}
$$

In the time $t_{1}+t_{2}$, the integrator capacitor $C_{2}$ charges and discharges but the net voltage change is zero.

Thus $\Delta \mathrm{Q}=0=\mathrm{I}_{\text {IN }} \mathrm{t}_{1}+\left(\mathrm{I}_{\mathrm{IN}}-\mathrm{I}_{\mathrm{A}}\right) \mathrm{t}_{2}$
So that $I_{I N}\left(t_{1}+t_{2}\right)=I_{A} t_{2}$
But since $t_{1}+t_{2}=\frac{1}{f_{\text {OUT }}}$ and $I_{\text {IN }}=\frac{V_{\text {IN }}}{R_{1}}$


FIGURE 5. Integrator and VFC Output Timing.
In the time $t_{2}, I_{B}$ charges the one-shot capacitor $C_{1}$ until its voltage reaches -7.5 V and trips comparator B .

Thus $\mathrm{t}_{2}=\frac{\mathrm{C}_{1} 7.5}{\mathrm{I}_{\mathrm{B}}}$
Using (7) in (6) yields fout $=\frac{V_{I N}}{7.5 R_{1} C_{1}} \times \frac{I_{B}}{I_{A}}$

$$
\begin{equation*}
\mathrm{f}_{\text {OUT }}=\frac{\mathrm{V}_{\text {IN }}}{7.5 \mathrm{R}_{1} \mathrm{C}_{1}} \tag{8}
\end{equation*}
$$

Since the integrating capacitor, $\mathrm{C}_{2}$, affects both the rising and falling segments of the ramp voltage, its tolerance and temperature coefficient do not affect the output frequency. It should, however, have a leakage current that is small compared to $\mathrm{I}_{\mathrm{IN}}$, since this parameter will add directly to the gain error of the VFC. $\mathrm{C}_{1}$, which controls the one-shot period, should be very precise since its tolerance and temperature coefficient add directly to the errors in the transfer function.

The operation of the VFC62 as a highly linear frequency-to-voltage converter, follows the same theory of operation as the voltage-to-frequency converter. $e_{1}$ and $e_{2}$ are shorted and $\mathrm{F}_{\text {IN }}$ is disconnected from Vout. $\mathrm{F}_{\text {IN }}$ is then driven with a signal which is sufficient to trigger comparator $A$. The one-shot period will then be determined by $\mathrm{C}_{1}$ as before, but the cycle repetition frequency will be dictated by the digital input at $\mathrm{F}_{\text {IN }}$.

## DUTY CYCLE

The duty cycle (D) of the VFC is the ratio of the one-shot period ( $t_{2}$ ) or pulse width, PW, to the total VFC period ( $t_{1}$ $+t_{2}$ ). For the VFC62, $t_{2}$ is fixed and $t_{1}+t_{2}$ varies as the input voltage. Thus the duty cycle is a function of the input voltage. Of particular interest is the duty cycle at full scale frequency, $D_{F s}$, which occurs at full scale input. $\mathrm{D}_{\mathrm{FS}}$ is a user-determined parameter which affects linearity.

$$
D_{F S}=\frac{t_{2}}{t_{1}+t_{2}}=P W \times f_{F S}
$$

Best linearity is achieved when $\mathrm{D}_{\mathrm{FS}}$ is $25 \%$. By reducing equations (7) and (9) it can be shown that

$$
D_{\mathrm{FS}}=\frac{\mathrm{V}_{\mathrm{IN}} \max / \mathrm{R}_{1}}{\operatorname{lmA}}=\frac{\mathrm{I}_{\mathrm{IN}} \max }{\operatorname{lmA}}
$$

Thus $\mathrm{D}_{\mathrm{FS}}=0.25$ corresponds to $\mathrm{I}_{\mathrm{IN}} \max =0.25 \mathrm{~mA}$.

## INSTALLATION AND OPERATING INSTRUCTIONS

## VOLTAGE-TO-FREQUENCY CONVERSION

The VFC62 can be connected to operate as a V/F converter that will accept either positive or negative input voltages, or an input current. Refer to Figures 6 and 7.


FIGURE 6. Connection Diagram for V/F Conversion, Positive Input Voltages.


FIGURE 7. Connection Diagram for V/F Conversion, Negative Input Voltages.

## EXTERNAL COMPONENT SELECTION

In general the design sequence consists of: (1) choosing $f_{\text {MAX }}$, (2) choosing the duty cycle at full scale ( $\mathrm{D}_{\mathrm{FS}}=0.25$ typically), (3) determining the input resistor, $\mathrm{R}_{1}$ (Figure 4), (4) calculating the one-shot capacitor, $C_{1}$, and (5) selecting the integrator capacitor $\mathrm{C}_{2}$.

Input Resistors $\mathrm{R}_{1}$ and $\mathrm{R}_{3}$.
The input resistance ( $R_{1}$ and $R_{3}$ in Figures 6 and 7 ) is calculated to set the desired input current at full scale input voltage. This is normally 0.25 mA to provide a $25 \%$ duty cycle at full scale input and output. Values other than $\mathrm{D}_{\mathrm{FS}}=0.25$ may be used but linearity will be affected. The nominal value of $R_{1}$ is

$$
\begin{equation*}
\mathrm{R}_{1}=\frac{\mathrm{V}_{\text {IN }} \max }{0.25 \mathrm{~mA}} \tag{10}
\end{equation*}
$$

If gain trimming is to be done, the nominal value is reduced by the tolerance of $\mathrm{C}_{1}$ and the desired trim range. $\mathrm{R}_{1}$ should have a very-low temperature coefficient since its drift adds directly to the errors in the transfer function.

## One-Shot Capacitor, $\mathrm{C}_{1}$

This capacitor determines the duration of the one-shot pulse. From equation (9) the nominal value is

$$
\begin{equation*}
\mathrm{C}_{1 \mathrm{nom}}=\frac{\mathrm{V}_{\text {IN }}}{7.5 \mathrm{R}_{1} \mathrm{f}_{\mathrm{OUT}}} \tag{11}
\end{equation*}
$$

For the usual $25 \%$ duty at $\mathrm{f}_{\text {MAX }}=\mathrm{V}_{\mathrm{IN}} / \mathrm{R}_{1}=0.25 \mathrm{~mA}$ there is approximately 15 pF of residual capacitance so that the design value is

$$
\begin{equation*}
\mathrm{C}_{1}(\mathrm{pF})=\frac{33 \times 10^{6}}{\mathrm{f}_{\mathrm{FS}}}-15 \tag{12}
\end{equation*}
$$

where $f_{F s}$ is the full scale output frequency in Hz . The temperature drift of $\mathrm{C}_{1}$ is critical since it will add directly to the errors of the transfer function. An NPO ceramic type is recommended. Every effort should be made to minimize stray capacitance associated with $\mathrm{C}_{1}$. It should be mounted as close to the VFC62 as possible. Figure 8 shows pulse width and full scale frequency for various values of $C_{1}$ at $D_{F S}=25 \%$.


FIGURE 8. Output Pulse Width ( $\mathrm{D}_{\mathrm{Fs}}=0.25$ ) and Full Scale Frequency vs External One-shot Capacitance.

## Integrating Capacitor, $\mathrm{C}_{2}$

Since $C_{2}$ does not occur in the $V / F$ transfer function equation (9), its tolerance and temperature stability are not important; however, leakage current in $\mathrm{C}_{2}$ causes a gain error. A ceramic type is sufficient for most applications. The value of $\mathrm{C}_{2}$ determines the amplitude of Vout. Input amplifier saturation, noise levels for the comparators and slew rate limiting of the integrator
determine a range of acceptable values,

$$
\mathrm{C}_{2}(\mu \mathrm{~F})=\left\{\begin{array}{l}
\frac{100}{\mathrm{f}_{\mathrm{FS}}} ; \text { if } \mathrm{f}_{\mathrm{Fs}} \leqslant 100 \mathrm{kHz} \\
0.001 ; \text { if } 100 \mathrm{kHz}<\mathrm{f}_{\mathrm{Fs}} \leqslant 500 \mathrm{kHz} \\
0.0005 ; \text { if } \mathrm{f}_{\mathrm{Fs}}>500 \mathrm{kHz}
\end{array}\right.
$$

## Trimming Components $\mathrm{R}_{3}, \mathrm{R}_{4}, \mathrm{R}_{5}$

$R_{s}$ nulls the offset voltage of the input amplifier. It should have a series resistance between $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ and a temperature coefficient less than $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. $\mathrm{R}_{4}$ can be a $10 \%$ carbon film resistor with a value of $10 \mathrm{M} \Omega$.
$\mathrm{R}_{3}$ nulls the gain errors of the converter and compensates for intitial tolerances of $\mathbf{R}_{1}$ and $C_{1}$. Its total resistance should be at least $20 \%$ of $R_{1}$, if $R_{1}$ is selected $10 \%$ low. Its temperature coefficient should be no greater than five times that of $\mathrm{R}_{1}$, to maintain a low drift of the $\mathrm{R}_{3}-\mathrm{R}_{1}$ series combination.

## OFFSET AND GAIN ADJUSTMENT PROCEDURES

To null errors to zero, follow this procedure:

1. Apply an input voltage that should produce an output frequency of 0.001 x full scale.
2. Adjust $R_{5}$ for proper output.
3. Apply the full scale input voltage.
4. Adjust $R_{3}$ for proper output.
5. Repeat steps 1 through 4.

If nulling is unnecessary for the application, delete $R_{4}$ and $R_{5}$, and replace $R_{3}$ with a short circuit.

## POWER SUPPLY CONSIDERATIONS

The power supply rejection ratio of the VFC62 is $0.015 \%$ of FSR $/ \%$ maximum. To maintain $\pm 0.015 \%$ conversion, power supplies which are stable to within $\pm 1 \%$ are recommended. These supplies should be bypassed as close as possible to the converter with $0.01 \mu \mathrm{~F}$ capacitors. Internal circuitry causes some current to flow in the common connection (pin 11 on DIP package). Current flowing into the fout pin (logic sink current) will also contribute to this current. It is advisable to separate this common lead ground from the analog ground associated with the integrator input to avoid errors produced by these currents flowing through any ground return impedance.

## DESIGN EXAMPLE

Given a full scale input of +10 V , select the values of $R_{1}$, $\mathrm{R}_{2}, \mathrm{R}_{3}, \mathrm{C}_{1}$, and $\mathrm{C}_{2}$ for a $25 \%$ duty cycle at 100 kHz maximum operation into one TTL load. See Figure 6.
Selecting $\mathrm{C}_{1}\left(\mathrm{D}_{\mathrm{Fs}}=0.25\right)$

$$
\begin{aligned}
\mathrm{C}_{1} & =\left[\left(33 \times 10^{6}\right) / \mathrm{f}_{\text {MAX }}\right]-15 & & {\left[\left(66 \times 10^{6}\right) / \mathrm{f}_{\text {MAX }}\right]-15 } \\
& =\left[\left(33 \times 10^{6}\right) / 100 \mathrm{kHz}\right]-15 & & \\
& =315 \mathrm{pF} & &
\end{aligned}
$$

Choose a 300pF NPO ceramic capacitor with $1 \%$ to $10 \%$ tolerance.
Selecting $\mathrm{R}_{1}$ and $\mathrm{R}_{3}\left(\mathrm{D}_{\mathrm{Fs}}=0.25\right)$

$$
\begin{array}{rlrl}
\mathrm{R}_{1}+\mathrm{R}_{3} & =\mathrm{V}_{\mathrm{IN}} \max / 0.25 \mathrm{~mA} & & \mathrm{~V}_{\mathrm{IN}} \max / 0.5 \mathrm{~mA} \\
\text { if } \mathrm{D}_{\mathrm{FS}}=0.5
\end{array}
$$

Choose $32.4 \mathrm{k} \Omega$ metal film resistor with $1 \%$ tolerance and $\mathrm{R}_{3}=10 \mathrm{k} \Omega$ cermet potentiometer.

Selecting $\mathrm{C}_{2}$

$$
\begin{aligned}
\mathrm{C}_{2} & =10^{2} / \mathrm{F}_{\max } \\
& =10^{2} / 100 \mathrm{kHz} \\
& =0.001 \mu \mathrm{~F}
\end{aligned}
$$

Choose a $0.001 \mu \mathrm{~F}$ capacitor with $\pm 5 \%$ tolerance.

## FREQUENCY-TO-VOLTAGE CONVERSION

To operate the VFC62 as a frequency-to-voltage converter, connect the unit as shown in Figure 9. To interface with TTL-logic, the input should be coupled through a capacitor, and the input to pin 10 biased near +2.5 V . The converter will detect the falling edges of the input pulse train as the voltage at pin 10 crosses zero. Choose $\mathrm{C}_{3}$ to make $t=0.1 \mathrm{~T}$ (see Figure 9). For input signals with amplitudes less than 5 V , pin 10 should be biased closer to zero to insure that the input signal at pin 10 crosses the zero threshold. Errors are nulled following the procedure given on this page, using $0.001 \times$ full scale frequency to null offset, and full scale frequency to null the gain error. Use equations from $V / F$ calculations to find $R_{1}, R_{3}, R_{4}$, $\mathrm{R}_{5}, \mathrm{C}_{1}$ and $\mathrm{C}_{2}$.


FIGURE 9. Connection Diagram for F/V Conversion.

## TYPICAL APPLICATIONS

Excellent linearity, wide dynamic range, and compatible TTL, DTL, and CMOS digital output make the VFC62 ideal for a variety of VFC applications. High accuracy allows the VFC6 2 to be used where absolute or exact readings must be made. It is also suitable for systems requiring high resolution up to 14 bits.
Figures 10-14 show typical applications of the VFC62.


FIGURE 10. Inexpensive A/D with Two-Wire Digital Transmission Over Twisted Pair.


FIGURE 11. Inexpensive Digital Panel Meter.


FIGURE 12. Remote Transducer Readout via Fiber Optic Link (analog and digital output).


FIGURE 13. Bipolar input is accomplished by offsetting the input to the VFC with a reference voltage. Accurately matched resistors in the REF101 provide a stable half-scale output frequency at zero volts input.


FIGURE 14. Absolute value circuit with the VFC62. Op $\mathrm{amp}, D_{1}$ and $Q_{1}$ (its base-emitter junction functioning as a diode) provide full-wave rectification of bipolar input voltages. VFC output frequency is proportional to $\left|e_{1}\right|$. The sign bit output provides indication of the input polarity.

# Synchronized VOLTAGE-TO-FREQUENCY CONVERTER 

## FEATURES

- FULL-SCALE FREQUENCY SET BY SYSTEM CLOCK, NO CRITICAL EXTERNAL COMPONENTS REQUIRED
- PRECISION IOV FULL-SCALE INPUT, 0.5\% MAX GAIN ERROR
- accurate 5V reference voltage
- EXCELLENT LINEARITY, 0.02\% MAX AT 100kHz FS $0.1 \%$ MAX AT 1 MHz FS
- VERY-LOW GAIN DRIFT, 50ppm/ C


## APPLICATIONS

- A/D CONVERSION
- PROCESS CONTROL
- DATA ACQUISITION
- VOLTAGE ISOLATION


## DESCRIPTION

The VFC100 voltage-to-frequency converter is an important advance in VFCs. The well-proven charge balance technique is used, however, the critical reset integration period is derived from an external clock frequency. The external clock accurately sets an output full-scale frequency, eliminating error and drift from the external timing components required for other VFCs. A precision input resistor is provided which accurately sets a 10 V full-scale input voltage. In many applications the required accuracy can be achieved without external adjustment.
The open collector active-low output provides fast fall time on the important leading edge of output pulses, and interfaces easily with TTL and CMOS circuitry. An output one-shot circuit is particularly useful to provide optimum output pulse widths for optical couplers and transformers to achieve voltage isolation. An accurate 5 V reference is also provided which is useful for applications such as offsetting for bipolar input voltages, exciting bridges and sensors, and autocalibration schemes.


International Airport Industrıal Park - P O. Box 11400 - Tucson. Arizona' 85734 - Tel. [602] 746-1111 - Twx: 910-952-1111 - Cable: BBRC0RP - Telex. 66-6491

## SPECIFICATIONS

ELECTRICAL
At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm 15$ VDC supplies unless otherwise noted

| PARAMETER | CONDITIONS | VFC100AG/SG |  |  | VFC100BG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | Max | MIN | TYP | MAX |  |
| TRANSFER FUNCTION |  |  |  |  |  |  |  |  |
| Voltage-to-Frequency Mode <br> Gain Error'" <br> Linearity Error <br> Gain Drift ${ }^{(2)}$ <br>  <br> Offset Referred to Input <br> Offset Drift <br> Power Supply Rejection Response Time | $\begin{gathered} \text { fout }=\mathrm{fccock} \times\left(\mathrm{V}_{\mathrm{IN}} / 20 \mathrm{~V}\right) \\ \text { FSR }=100 \mathrm{kz} \\ \text { FSR }=100 \mathrm{kHz}, \\ \text { over temp } \\ \text { FSR }=500 \mathrm{kHz}, \mathrm{C}_{\text {os }}=60 \mathrm{pF} \\ \text { FSR }=1 \mathrm{MHz}, C_{\text {os }}=60 \mathrm{pF} \\ \text { FSR }=100 \mathrm{kHz} \end{gathered}$ <br> Full supply range to Step Input Change |  | $\begin{gathered} \pm 05 \\ \pm 001 \\ \\ \pm 0015 \\ \pm 0025 \\ \pm 70 \\ \\ 10 \\ \\ \pm 1 \\ \pm 12 \\ \text { period } \end{gathered}$ | $\begin{gathered} \pm 1 \\ \pm 0.025 \\ \\ \pm 100 \\ \\ \pm 25 \\ \\ \pm 3 \\ \pm 100 \\ 001 \\ \text { woutput frec } \end{gathered}$ |  | $\pm 02$ <br> $\pm 30$ <br> 10 <br> $\pm 1$ <br> $\pm 65$ <br> lock p | $\begin{gathered} \pm 05 \\ \pm 002 \\ \\ \pm 005 \\ \pm 01 \\ \pm 50 \\ \\ \pm 15 \\ \\ \pm 2 \\ \pm 25 \end{gathered}$ | \% of FSR \% of FSR <br> \% of FSR \% of FSR ppm of FSR $/{ }^{\circ} \mathrm{C}$ ppm of FSR $/{ }^{\circ} \mathrm{C}$ mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ \%/V |
| Current-to-Frequency Mode Gain Error Gain Drift ${ }^{(2)}$ | $\mathrm{fout}=\mathrm{f}_{\text {clock }} \times(1 \mathrm{IN} / 1 \mathrm{~mA})$ |  | $\begin{aligned} & \pm 05 \\ & \pm 120 \end{aligned}$ | $\begin{gathered} \pm 1 \\ \pm 200 \end{gathered}$ |  | $\begin{aligned} & \pm 02 \\ & \pm 80 \end{aligned}$ | $\begin{aligned} & \pm 05 \\ & \pm 140 \end{aligned}$ | \% of FSR ppm of FSR $/{ }^{\circ} \mathrm{C}$ |
| Frequency-to-Voltage Mode ${ }^{(3)}$ Gain Accuracy ${ }^{(1)}$ <br> Linearity | $\begin{gathered} \text { VOUT }=20 \mathrm{~V} \times\left(\mathrm{f}_{\text {IN }} / \mathrm{f} \text { clock }\right) \\ \text { FSR }=100 \mathrm{kHz} \\ \text { FSR }=100 \mathrm{kHz} \end{gathered}$ |  | $\begin{aligned} & \pm 05 \\ & \pm 001 \end{aligned}$ | $\begin{gathered} \pm 1 \\ \pm 0025 \end{gathered}$ |  | $\pm 02$ | $\begin{aligned} & \pm 05 \\ & \pm 002 \end{aligned}$ | $\begin{aligned} & \text { \% } \\ & \text { \% } \end{aligned}$ |
| Input Resistor ( $\mathrm{R}_{\text {IN }}$ ) <br> Resistance <br> Temperature Coefficient ( $\left.T_{c}\right)^{(2)}$ |  | 198 | $\begin{gathered} 20 \\ \pm 50 \end{gathered}$ | $\begin{gathered} 202 \\ \pm 100 \\ \hline \end{gathered}$ | - | * | * | $\begin{gathered} \mathrm{k} \Omega \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| INTEGRATOR OP AMP |  |  |  |  |  |  |  |  |
| $V_{o s}{ }^{\prime \prime \prime}$ <br> Vos Drift <br> la <br> los <br> Aol <br> CMRR <br> CM Range <br> Vout Range <br> Bandwidth | $\begin{aligned} & Z_{\text {LOAD }}=5 \mathrm{~K} \Omega / 10000 \mathrm{pF} \\ & \mathrm{Z}_{\mathrm{LOAD}}=5 \mathrm{k} \Omega / 10000 \mathrm{pF} \end{aligned}$ | 100 80 -75 -02 | $\pm 150$ <br> $\pm 5$ <br> $\pm 50$ <br> 100 <br> 120 <br> 105 <br>  <br>  <br> 14 | $\begin{gathered} \pm 1000 \\ \pm 100 \\ 200 \\ \\ +01 \\ +12 \end{gathered}$ | * | $\cdot$ $\pm 25$ 50 $\cdot$ $\cdot$ | $\pm 50$ 100 . | $\begin{gathered} \mu \mathrm{V} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \\ \mathrm{nA} \\ \mathrm{nA} \\ \mathrm{~dB} \\ \mathrm{dBV} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{MHz} \end{gathered}$ |
| COMPARATOR INPUTS |  |  |  |  |  |  |  |  |
| Input Current (operating) | $-11 \mathrm{~V}<\mathrm{V}_{\text {companator }}<+\mathrm{V}_{\text {cc }}-$ |  |  | 5 |  |  | * | $\mu \mathrm{A}$ |
| CLOCK INPUT (referenced to digital common) |  |  |  |  |  |  |  |  |
| Frequency (maximum operating) <br> Threshold Voltage <br> Voltage Range (operating) <br> Input Current <br> Rise Time | Over temperature $-\mathrm{V}_{\mathrm{cc}}<\mathrm{V}_{\text {clock }}<+\mathrm{V}_{\text {cc }}$ | 08 $-V_{c c}+2 \mathrm{~V}$ | $\begin{aligned} & 40 \\ & 14 \\ & 05 \end{aligned}$ | $\begin{array}{r} 20 \\ +V_{c c} \\ 5 \\ 2 \end{array}$ | * | - | * | $\begin{gathered} \mathrm{MHz} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mu \mathrm{sec} \end{gathered}$ |
| OPEN COLLECTOR OUTPUT (referenced to digital common) |  |  |  |  |  |  |  |  |
| Vou <br> lou <br> lon (off leakage) <br> Delay Time, positive clock edge to output pulse <br> Fall Tıme <br> Output Capacitance | $\begin{aligned} & \text { lout }=10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{OH}}=30 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 01 \\ 300 \\ 100 \\ 5 \end{gathered}$ | 04 15 10 |  | * | - | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \\ \\ \text { nsec } \\ \text { nsec } \\ \mathrm{pF} \\ \hline \end{gathered}$ |
| OUTPUT ONE-SHOT |  |  |  |  |  |  |  |  |
| Pulse Width Out Nominal | $\begin{gathered} \text { al } \mathrm{PW}_{\text {out }}=(5 \mathrm{nsec} / \mathrm{pF}) \times \mathrm{Cos}^{\mathrm{C}} \\ \mathrm{Cos}^{2}=300 \mathrm{pF} \end{gathered}$ | $\begin{gathered} -90 \mathrm{nsec} \\ 1 \end{gathered}$ | 14 | 2 | - | - | - | $\mu \mathrm{sec}$ |
| REFERENCE VOLTAGE |  |  |  |  |  |  |  |  |
| Accuracy <br> Drift ${ }^{\text {(2) }}$ <br> Current Output <br> Power Supply Rejection <br> Output Impedance | No load <br> (Sourcing capability) | $\begin{gathered} 490 \\ 10 \end{gathered}$ | $\begin{gathered} 50 \\ \pm 60 \\ \\ 05 \end{gathered}$ | $\begin{gathered} 510 \\ \pm 150 \\ \\ 0015 \\ 2 \end{gathered}$ | 495 | $\pm 40$ | $\begin{gathered} 505 \\ \pm 100 \\ \\ 0015 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{~mA} \\ \% / \mathrm{V} \\ \Omega \\ \hline \end{gathered}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Rated Voltage <br> Operating Voltage Range (see Figure 9) <br> Total Supply <br> Digital Common <br> Quiescent Current +lac <br> $-\mathrm{Icc}_{\mathrm{cc}}$ | $\begin{gathered} +V_{c c} \\ -V_{c c} \\ +V_{c c}-\left(-V_{c c}\right) \end{gathered}$ <br> Over temperature | +75 -75 15 $-V_{c c}+2$ | $\begin{gathered} \pm 15 \\ \\ \\ 106 \\ 96 \end{gathered}$ | $\begin{gathered} +285 \\ -285 \\ 36 \\ +v_{c c}-4 \\ 15 \\ 15 \end{gathered}$ | $\stackrel{*}{*}$ | * | : | $\begin{gathered} \mathrm{v} \\ \mathrm{v} \\ \mathrm{v} \\ \mathrm{v} \\ \mathrm{v} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |

ELECTRICAL (CONT)
At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{VDC}$ supplies unless otherwise noted

| PARAMETER | CONDITIONS | VFC100AG/SG |  |  | VFC100BG |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| TEMPERATURE RANGE Specification |  |  |  |  |  |  |  |  |
|  | AG/BG | -25 |  | +85 | * |  | * | ${ }^{\circ} \mathrm{C}$ |
|  |  | -55 |  | +125 |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| Storage | AG/BG/SG | -65 |  |  | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| $\theta$ Junction-ambient |  |  | 150 |  |  | * |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta$ Junction-case |  |  | 100 |  |  | * |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

*Specification same as AG grade
NOTES (1) Offset and gaın error can be trımmed to zero See text. (2) Specıfied by the box method. (Max. - Min.) - (Avg $\times \Delta T$ ) ( 3 ) Refer to detailed tımıng diagram in Figure 16 for frequency input signal timing requirements

## MECHANICAL



ABSOLUTE MAXIMUM RATINGS

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

ORDERING INFORMATION


PIN CONFIGURATION

| $+V_{\text {cc }}$ | 16 | $V_{\text {ret }}$ |
| :---: | :---: | :---: |
| NC | 215 | + COMPARATOR IN |
| NC | $3 \quad 14$ | -COMPARATOR IN |
| Integrator out | 413 | ANALOG COMMON |
| $\mathrm{Comt}^{10}$ | 512 | digital Common |
| NONINVERTING in | 611 | fout |
| $V_{\text {in }}$ | $7 \quad 10$ | CLOCK INPUT |
| $-V_{\text {cc }}$ | 8 9 | $\mathrm{Cos}^{\text {s }}$ |

## TYPICAL PERFORMANCE CURVES

At $+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{cC}}=15 \mathrm{VDC}$, and in circuit of Figure 1 unless otherwise specified


## THEORY OF OPERATION

The VFCl00 monolithic voltage-to-frequency converter provides a digital pulse train output with an average frequency proportional to the analog input voltage. The output is an active low pulse of constant duration, with a repetition rate determined by the input voltage. Falling edges of the output pulses are synchronized with ris ng edges of the clock input.

Operation is similar to a conventional charge balance VFC. An input operational amplifier (Figure 1) is configured as an integrator so that a positive input voltage causes an input current to flow in $\mathrm{R}_{\text {IN }}$. This forces the integrator output to ramp negatively. When the output of the integrator crosses the reference voltage $(5 \mathrm{~V})$, the comparator trips, activating the clocked logic circuit. Once activated, the clocked logic awaits a falling edge of the clock input, followed by a rising edge (see Figure 2). On the rising edge, switch S 1 is closed for one complete clock cycle, causing the reset current, $\mathrm{I}_{1}$ to switch to the integrator input. Since $I_{1}$ is larger than the input current,
$\mathrm{I}_{\text {IN }}$, the output of the integrator ramps positively during the one clock cycle reset period. The clocked logic circuitry also generates a VFC output pulse during the reset period.
Unlike conventional VFC circuits, the VFC100 accurately derives its reset period from an external clock frequency. This eliminates the critical timing capacitor required by other VFC circuits. One period (from rising edge to rising edge) of the clock input determines the integrator reset period.
When the negative-going integration of the input signal crosses the comparator threshold, integration of the input signal will contınue until the reset period can start (awaiting the necessary transitions of the clock). Output pulses are thus made to align with rising edges of the external clock. This causes the instantaneous output frequency to be a subharmonic of the clock frequency. The average frequency, however, will be an accurate analog of the input voltage.
A full scale input of 10 V (or an input current of 0.5 mA ) causes a nominal output frequency equal to one half the

FIGURE 1. Circuit Diagram for Voltage-to-Frequency Mode.


FIGURE 2. Timing Diagram for Voltage-to-Frequency Mode.
clock frequency. The transfer function is

$$
\mathrm{f}_{\mathrm{OUI}}=\left(\mathrm{V}_{\mathrm{IN}} / 20 \mathrm{~V}\right) \mathrm{f}_{\mathrm{CLOCK}}
$$

Figure 3 shows the transfer function graphically. Note that inputs above 10 V (or 0.5 mA ) do not cause an increase in the output frequency. This is an easily detectable indication of an overrange input. In the overrange condition, the integrator amplifier will ramp to its negative output swing limit. When the input signal returns to within the linear range, the integrator amplifier will recover and begin ramping upward during the reset period.


FIGURE 3. Transfer Function for Voltage-toFrequency Mode.

## INSTALLATION AND OPERATING INSTRUCTIONS

The integrator capacitor $\mathrm{C}_{\mathrm{IN} 1}$ (see Figure 1) affects the magnitude of the integrator voltage waveform. Its absolute accuracy is not critical since it does not affect the transfer function. This allows a wide range of capacitance to produce excellent results. Figure 4 facilitates choosing an appropriate standard value to assure that the integrator waveform voltage is within acceptable limits. Good dielectric absorption properties are required to achieve best linearity. Mylar®, polycarbonate, mica, polystyrene, Teflon ${ }^{\circledR}$ and glass types are appropriate choices. The choice in a given application will depend on the particular value and size considerations. Ceramic capacitors vary considerably from type to type and some produce significant nonlinearities. Polarized capacitors should not be used.
Deviation from the nominal recommended $+1 V$ to -0.75 V integrator voltage (as controlled by the integrator capacitor value) is permissible and will have a negligible effect on VFC operation. Certain situations may make deviations from the suggested integrator swing highly desirable. Smaller integrator voltages, for instance, allow more "headroom" for averaging noisy input signals. The VFC is a fully integrating input converter, able to reject large levels of interfering noise. This ability is limited only by the output voltage swing range of the integrator amplifier. By setting a small integrator voltage swing using a large $\mathrm{C}_{\text {INI }}$ value, larger levels of noise can
be integrated without output saturation and loss of accuracy. For instance, with a 50 kHz full-scale output and $\mathrm{C}_{\mathrm{IN} 1}=0.1 \mu \mathrm{~F}$, the circuit in Figure 1 can accurately average an input through the full 0 to 10 V input range with IV p-p superimposed 60 Hz noise.


FIGURE 4. Integrator Capacitor Selection Graph.

The integrator output voltage should not be allowed to exceed +12 V or -0.2 V , otherwise saturation of the operational amplifier could cause inaccuracies. Operation with positive power supplies less than +15 V will limit the output swing of the integrator operational amplifier. Smaller integrator voltage waveforms may be required to avoid output saturation of the integrator amplifier. See "Power Supply Considerations" for information on low voltage operation.
The maximum integrator voltage swing requirement is nearly symmetrical about the comparator threshold voltage (see Figure 12). One-third greater swing is required above the threshold than below it. Maximum demand on positive integrator swing occurs at low scale, while the negative swing is greatest just below full scale.

## CLOCK INPUT

The clock input is TTL- and CMOS-compatible. Its input threshold is approximately 1.4 V (two diode voltage drops) referenced to digital ground (pin 12). The clock "high" input may be standard TLL or may be as high as $+\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$. A CMOS clock should be powered from a voltage source at least 2 V below the VFC100's $+\mathrm{V}_{\text {CC }}$ to prevent overdriving the clock input. Alternatively, a resistive voltage divider may be used to limit the clock voltage swing to $+\mathrm{V}_{\mathrm{cc}}-2 \mathrm{~V}$ maximum. The clock input has a high input impedance, so no special drivers are required. Rise time in the transition region from 0.5 V to 2 V must be less than $2 \mu \mathrm{sec}$ for proper operation.

## OUTPUT

The frequency output is an open collector current-sink transistor. Output pulses are active low such that the
output transistor is on only during the reset integration period (see Shortened Output Pulses). This minimizes power dissipation over the full frequency range and provides the fastest logic edge at the beginning of the output pulse where it is most desirable.
Interface to a logic circuit would normally be made using a pull-up resistor to the logic power supply. Selection of the pull-up resistor should be made such that no more than 15 mA flows in the output transistor. The actual choice of the pull-up resistor may depend on the fullscale frequency and the stray capacitance on the output line. The rising edge of an output pulse is determined by the RC time constant of the pull-up resistor and the stray capacitance. Excessive capacitance will produce a rounding of the output pulse rising edge, which may create problems driving some logic circuits. If long lines must be driven, a buffer or digital line transmitter circuit should be used.
The synchronized nature of the VFC100 makes viewing its output on an oscilloscope somewhat tricky. Since all output pulses align with the clock, it is best to trigger and view the clock on one of the input channels and the output can then be viewed on another oscilloscope channel. Depending on the VFC input voltage, the output waveform may appear as if the oscilloscope is not properly triggered. The output might best be visualized by imagining a constant output frequency which is locked to a submultiple of the clock frequency with occasional extra pulses or missing pulses to create the necessary average frequency. It is these extra or missing pulses that make the output waveform appear as if the oscilloscope is not properly triggered. This is normal.

Experimentation with the input voltage and oscilloscope triggering will generally allow a stable view of the output and provides an understanding of its nature.

## SHORTENED OUTPUT PULSES

In normal operation, the negative output pulse duration is equal to one period of the clock input. Shorter output pulses may be useful in driving optical couplers or transformers for voltage isolation or noise rejection. This can be accomplished by connecting capacitor Cos as shown in Figure 5. Pin 9 may be connected to $+V_{c c}$, deactivating the output one-shot circuit. The value of $\mathrm{C}_{\text {os }}$ is chosen according to the curve in Figure 6. Output pulses cannot be made to exceed one clock period in duration. Thus, a Cos value which would create an output pulse which is longer than one period of the clock will have the same effect as disabling the one-shot, causing the output pulse to last one clock period. The minimum practical pulse width of the one-shot circuit is approximately 100 nsec . Using Cos to generate shorter output pulses does not affect the output frequency or the gain equation.

## REFERENCE VOLTAGE

Excellent gain drift is achieved by use of a precision internal 5 V reference. This reference is brought to an external pin and can be used for a variety of purposes. It is used to offset the noninverting comparator input in voltage-to-frequency mode (although a precise voltage is not requried for this function). It is very useful in many other applications such as offsetting the input to handle bipolar input signals. It can source up to 10 mA and sink

FIGURE 5. Circuit and Timing Diagram for Shortened Output Pulses.


FIGURE 6. Output One-Shot Capacitor Selection Graph.
$100 \mu \mathrm{~A}$. Heavy loading of the reference will change the gain of the VFC as well as affecting the external reference voltage. For instance, a 10 mA load interacting with a $0.5 \Omega$ typical output impedance will change the VFC gain equation and reference voltage by $0.1 \%$.

Figure 7 shows the reference used to offset the VFC transfer function to convert a -5 V to +5 V input to zero to 500 kHz output. The circuit in Figure 8 uses the reference to excite a $300 \Omega$ bridge transducer. $\mathrm{R}_{1}$ provides the majority of the current to the bridge while the $\mathrm{V}_{\mathrm{RLF}}$ output supplies the balance and accurately controls the bridge voltage. The VFC gain is inversely proportional to the reference voltage, $\mathrm{V}_{\text {rlf. }}$. Since the bridge gain is directly proportional to its excitation voltage, the two equal and opposite effects cancel the effect of reference voltage drift on gain.
The reference output amplifier is specifically designed for excellent transient response to provide precision in a noisy environment. Although not required for normal operation, a $0.05 \mu \mathrm{~F}$ bypasss capacitor from the reference


FIGURE 7. Circuit Diagram for Bipolar Input Voltages.


FIGURE 8. Circuit Diagram for Bridge Excitation Using $V_{\text {Ref. }}$
output to analog ground (pin 13) may improve the rejection of digital noise from external circuitry.

## OTHER INPUT VOLTAGE RANGES

The internal input resistor, $\mathrm{R}_{\mathrm{IN}}=20 \mathrm{k} \Omega$, sets a full-scale input of 10 V . Other input ranges can be created by using an external gain set resistor connected to pin 5 . Since the excellent temperature drifts of the VFC100 are achieved by careful matching of internal temperature coefficients, use of an external gain set resistor will generally degrade this drift. Using an external resistor to set the gain, the resulting gain drift would be equal to the sum of the external resistor drift and the specified current gain drift of the VFC100. Different voltage input ranges are best implemented by using the internal input resistor, $\mathrm{R}_{\mathrm{IN}}$, in series or parallel with a high quality external resistor, thus maintaining as much of the precision temperature tracking as possible.
For best drift performance, the adjustment range of a fine gain trim should be made as narrow as practical. $\mathbf{R}_{1}$ and $R_{2}$ in Figure 9 allow gain adjustment over a $\pm 1 \%$ range (adequate to trim the 100 kHz FS gain error to zero) and will not significantly affect the drift performance of the VFC100. $\mathrm{R}_{3}, \mathrm{R}_{4}$, and $\mathrm{R}_{5}$ allow trimming of the integrator amplifier input offset voltage. The adjustment range is determined by the ratio of $\mathrm{R}_{4}$ to $\mathrm{R}_{5}$. Accurate end-point calibration would be performed by first adjusting the offset trim so that zero volts input just causes all output pulses to cease. The gain trim is then adjusted for the proper full-scale output frequency with an accurate full-scale output frequency with an accurate full scale input voltage.
by using the internal input resistor and a clock frequency of 10 times the desired full-scale output frequency.

## LINEARITY PERFORMANCE

The linearity of the VFC100 is specified as the worst-case deviation from a straight line defined by low scale and high scale endpoint measurements. This worst-case deviation is expressed as a percentage of the 10 V full-scale input. All units are tested and guaranteed for the specified level of performance.
Linearity performance and gain error change with fullscale operating fequency as shown in Figure 10. Figure 11 shows the typical shape of the nonlinearity at 100 kHz full scale. Integrator voltage swing (determined by $\mathrm{C}_{\mathrm{INT}}$ ) has a minor effect on linearity. Small integrator voltage swing typically leads to best linearity performance.
Best linearity performance at high full-scale frequencies (above 500 kHz ) is obtained by using short output pulses


FIGURE 10. Nonlinearity and Gain Error vs Full Scale Frequency.


FIGURE 9. Circuit Diagram for Fine Offset and Gain Trim.


FIGURE 11. Typical Nonlinearity vs $\mathrm{V}_{\text {IN }}$.
with a one-shot capacitor of 60 pF . As with any highfrequency circuit, careful attention to good power supply bypassing techniques (see "Power Supplies and Grounding") is also required.

## TEMPERATURE DRIFT

Conventional VFC circuits are affected significantly by external component temperature drift. Drift of the external input resistor and timing capacitor required with these devices may easily exceed the specified drift of the VFC itself.
When used with its internal input resistor, the gain drift of the complete VFC100 circuit is totally determined by the performance of the VFC100. Gain drift is specified at a full scale output frequency of 100 kHz . Conventional VFC circuits usually specify drift at 10 kHz and degrade significantly at higher operating frequency. The VFC-

100's gain drift remains excellent at higher operating frequency, typically remaining within specification at $f_{F S}$ $=1 \mathrm{MHz}$.
Drift of the external clock frequency directly affects the output frequency, but by using a common clock for the VFC and counting circuitry this drift can be cancelled (see Counting the Output).

## POWER SUPPLIES AND GROUNDING

Separate analog and digital grounds are provided on the VFC100 and it is important to separate these grounds to attain greatest accuracy. Logic sink current flowing in the fout pin is returned to the digital ground. If this "noisy" current were allowed to flow in analog ground, errors could be created. Although analog and digital grounds may eventually be connected together at a common point in the circuitry, separate circuit connections to this common point can reduce the error voltages created by varying currents flowing through the ground return impedance. The $+5 \mathrm{~V} \mathrm{~V}_{\text {ReF }}$ pin is referenced to analog ground.

The power supplies should be well bypassed using capacitors with low impedance at high frequency. A value of $0.1 \mu \mathrm{~F}$ is adequate for most circuit layouts.
The VFC100 is specified for a nominal supply voltage of $\pm 15 \mathrm{~V}$. Supply voltages ranging from $\pm 7.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ may be used. Either supply can be up to 28 V as long as the total of both does not exceed 36V. Steps must be taken, however, to assure that the integrator output does not exceed its linear range. Although the integrator output is capable of 12 V output swing with 15 V power supplies, with 7.5 V supplies, output swing will be limited to approximately 4.5 V . In this case, the comparator input


FIGURE 12. Circuit Diagram and Integrator Voltage Waveform for Low Power Supply Voltage Operation.


FIGURE 13. Relationships of Allowable Voltages.
cannot be offset by directly connecting to the 5 V reference output pin. The comparator input must be connected to a lower voltage point (approximately 2 V ). This allows the integrator output to operate around a lower voltage point, assuring linear operation. This threshold voltage does not affect the accuracy or drift of the VFC as long as it is not noisy. It should not be made too small, however, or the negative output limitation of the integrator ( -0.2 V ) may cause saturation. Additionally, a large integrator capacitor may be used to limit the required integrator waveform swing to approximately 100 mV (see Integrator Capacitor).
Figure 12 shows a circuit for operating from the minimum power supplies, avoiding saturation of the integrator amplifier and loss of accuracy. $\mathrm{C}_{\text {INT }}$ is chosen for a +100 mV to -75 mV integrator voltage swing (referred to the noninverting comparator input). The offset voltage applied to the comparator's noninverting input is derived from a resistive voltage divider from $\mathrm{V}_{\mathrm{REF}}$.
The relationships of the allowable operating voltage ranges on important pins is shown in Figure 13. Note that the integrator amplifier output cannot swing more than 0.2 V below ground. Although this is not "normal" for an operational amplifier, a special internal design of this type optimizes high frequency performance. It is this charactersitic which necessitates the offsetting of the noninverting comparator input in voltage-to-frequency mode to avoid negative output swing.

## COUNTING THE OUTPUT

In evaluation and use of the VFC100, you may want to measure the output frequency with a frequency counter. Since synchronization of the VFC100 causes it to await a
clock edge tor any given output pulse, the output frequency is essentially quantized. The quantized steps are equal to one clock period of the counting gate period. The quantizing error can be made arbitrarily small by counting with long gate times. For instance, a one second counter gate period and a 100 kHz full-scale frequency has a one part in 100,000 resolution. Many of the more sophisticated laboratory frequency counters, however, use period measurement schemes to count the input frequency quickly. These instruments work equally well, but the gate period must be set appropriately to achieve the desired count resolution. Short gate periods will produce many digits of 'accuracy" in the display, but the results may be very inaccurate.
Figure 14 is a typical system application showing a basic counting technique. A 0 to 10 V input is converted to a 0 to 100 kHz frequency output. The VFC's clock is divided by $M=4000$ to produce a gate period for the counter circuit. The resulting VFC count, N , is insensitive to variations in the actual clock frequency. The input voltage represented by the resulting count is

$$
\mathrm{V}_{\mathrm{IN}}=(\mathrm{N} / \mathrm{M}) 20 \mathrm{~V}
$$

Resolution is related to the number of counts at full scale, or one-half the number of clock pulses in the gate period.
The integrating nature of the VFC is important in achieving accurate conversions. The integrating period is equal to the counting period. This can be used to great advantage to reject unwanted signals of a known frequency. Figure 15 shows that response nulls occur at the inverse of the integration period and its multiples. If 60 Hz is to be rejected, for instance, the counting period


FIGURE 14. Diagram of a Voltage-to-Frequency Converter and Counter System.


FIGURE 15. Frequency Response of an Integrating Analog-to-Digital Converter.
should be made equal to, or a multiple of $1 / 60$ of a second.

## FREQUENCY-TO-VOLTAGE MODE

The VFC100 can also function as a frequency-to-voltage converter by applying an input frequency to the comparator input as shown in Figure 16. The input resistor, $\mathrm{R}_{\text {IN }}$, is connected as a feedback resistor. The voltage at the integrator amp output is proportional to the ratio of the input frequency to the clock frequency. The transfer function is

$$
\mathrm{V}_{\text {OUT }}=\left(\mathrm{f}_{\text {IN }} / \mathrm{f}_{\text {CLOCK }}\right) 20 \mathrm{~V}
$$

This transfer function is complementary to the voltage-to-frequency mode transfer function, making voltage-to-frequency-to-voltage conversions simple and accurate.
Direct coupling of the input frequency to the comparator is easily accomplished by driving both comparators with complementary frequency input signals. Alterna-
tively, one of the comparator inputs can be biased at half the logic voltage (using $\mathrm{V}_{\text {REF }}$ and a voltage divider) and the other input driven directly.
The proper timing of the input frequency waveform is shown in Figure 16. The input pulse should go low for one clock cycle, centered around a falling edge of the clock. The minimum acceptable input pulse width must fall no later than 200 nsec before a negative clock edge and rise no sooner than 200 nsec after the falling clock edge. An input pulse which remains low for more than one falling edge of the clock will produce incorrect output voltages. Positive (active high) input pulses can be accepted by reversing the connections to pins 14 and 15. Figure 17 shows a digital conditioning circuit which will accept any input duty cycle and provide the proper pulse width to the comparator. Each rising edge at this circuit's input generates the required negative pulse at the inverting comparator input. The noninverting comparator is driven by a complementary signal.

The integrator amplifier output is designed to drive up to $10,000 \mathrm{pF}$ and $5 \mathrm{k} \Omega$ loads in frequency-to-voltage mode. This allows driving long lines in a large system.
Ripple voltage in the voltage output is unavoidable and is inversely proportional to the value of the integrator capacitor. Figure 18 shows the output ripple and settling time as a function of the $\mathrm{C}_{\text {INT }}$ value.

The ripple frequency is equal to the input frequency. Its magnitude can be reduced by using a large integrator capacitor value, but at the sacrifice of slow settling time at the voltage output in response to an input frequency change. The settling time constant is equal to $\mathrm{R}_{\text {IN }} \times \mathrm{C}_{\text {INT }}$. A better compromise between output ripple and settling time can be achieved by using a moderately low integra-


FIGURE 16. Circuit and Timing Diagram of a Frequency-to-Voltage Converter.


FIGURE 17. Digital Timing Input Conditioning Circuit for Frequency-to-Voltage Operation.


FIGURE 18. Frequency-to-Voltage Mode Output Ripple and Settling Time vs Integrator Capacitance.
tor capacitor value and adding a low-pass filter on the analog output. The cutoff frequency of the filter should be made below the lowest expected input frequency to the frequency-to-voltage converter.
The system in Figure 20 makes use of both voltage-tofrequency and frequency-to-voltage mode to send a signal across an optically-isolated barrier. This technique is useful not only for providing safety in the presence of high voltages, but for creating high noise rejection in electrically noisy environments. The use of a common clock frequency causes the two devices to have complementary transfer functions, which minimizes errors.

Optical coupling is facilitated by use of the output oneshot feature. The output pulse is shortened (see Shortened Output Pulses) to allow for the relatively slow turnoff time of the LED. The timing diagram in Figure 19 shows how the accumulated delay of both optical couplers could produce too long an input pulse for the frequency-to-voltage converter, $\mathrm{VFC}_{2}$ of Figure 20.
An output filter is used to reduce the ripple in the output of $\mathrm{VFC}_{2}$. In order to most effectively filter the output, both input and output VFCs are offset. By connecting $R_{1}$ to $\mathrm{V}_{\mathrm{REF}}$, an accurate offset is created in the voltage-tofrequency function. Zero volts input now creates a 10 kHz output. This offset is subtracted in the frequency-to-voltage conversion on the output side, by $\mathrm{V}_{\text {REF }}$ and Rs.

## MORE PULSE POSITION RESOLUTION

Since output pulses must always align with clock edges, the instantaneous output frequency is quantized and


FIGURE 19. Timing Diagram and Oscilloscope Photo of Isolated Voltage-to-Frequency/ Frequency-to-Voltage System.
appears to have phase jitter. This effect can be greatly reduced by using a high speed clock so that available clock edges come more frequently. This would also create a high full-scale frequency, but the technique shown in Figure 21 offers an alternative. A high speed clock is used to produce high resolution of the output pulse position, but a low full-scale frequency can be programmed.
When an output pulse is generated, the next rising edge of the high frequency clock is delayed for a programmable number of clock counts. Since the integrator reset period (which sets the full-scale range) is determined by the time from rising edge to rising edge at the VFC's clock input once the comparator is tripped, the effective clock frequency is $\mathrm{f}_{\text {сLock }} / 16$. The circuit shown can be programmed for any N from 2 to 16 . Since an output pulse must propagate through the VFC before the next rising edge of the clock arrives, maximum clock frequency is limited by the delay time shown in the timing diagram.
With output pulses now able to align with greater resolution, the output has lower phase jitter. Using this technique, the output is suitable for ratiometric (period measurement) type counting. This counting technique achieves the maximum possible resolution for short gate periods (see Burr-Brown Application Note AN-130).




# Synchronized VOLTAGE-TO-FREQUENCY CONVERTER 

## FEATURES

- FULL-SCALE FREQUENCY SET BY SYSTEM CLOCK
- MULTIPLE INPUT RANGES: 5V, 8V, IOV FULL SCALE
- ACCURATE 5V REFERENCE VOLTAGE
- LOW NONLINEARITY: 0.02\% AT 100kHz FS
- LOW GAIN DRIFT: 40ppm/ ${ }^{\circ} \mathrm{C}$


## APPLICATIONS

- INTEGRATING A/D CONVERTER
- MULTICHANNEL DATA ACQUISITION
- FREQUENCY-TO-VOLTAGE CONVERSION
- VOLTAGE ISOLATION


## DESCRIPTION

The VFC101 voltage-to-frequency converter provides features and performance unique in integrated circuit

VFCs. It uses the proven charge-balance technique with internal digital logic to control the critical reference integration period. Reference timing is derived from an external clock signal which accurately sets the full-scale frequency. This technique eliminates the errors and drift from external timing components which are required with other VFCs. Internal resistors provide accurate full-scale input ranges of $5 \mathrm{~V}, 8 \mathrm{~V}$ or 10 V inputs without external resistors or trimming.
An accurate 5 V reference voltage output is useful for bridge or sensor excitation. With simple pin interconnections, it can provide half-scale offset to allow bipolar input voltages.
The open-collector frequency output interfaces easily to CMOS or TTL circuitry. Output one-shot circuitry may be used to optimize the output pulse width for optical couplers or transformers.
The VFC101 is packaged in a surface-mount 20-pin PLCC (plastic leaded chip carrier) package.


## SPECIFICATIONS

## ELECTRICAL

At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{VDC}$ supplies unless otherwise noted.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{VFC101JN} \& \multicolumn{3}{|c|}{VFC101KN} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline \multicolumn{9}{|l|}{TRANSFER FUNCTION} \\
\hline \begin{tabular}{l}
Voltage-to-Frequency Mode \\
Gain Error \({ }^{(1)}\) \\
Linearity Error \\
Gain Drift \({ }^{(2)}\) \\
Referred to Internal \(\mathrm{V}_{\text {feF }}\) \\
Offset Referred to Input \\
Offset Drift \\
Power Supply Rejection \\
Response Time
\end{tabular} \& \begin{tabular}{l}
\[
\begin{aligned}
\& \text { fout }=\mathrm{f}_{\mathrm{CL}} \mathrm{ock}\left(\mathrm{~V}_{\mathrm{IN}} / 2 \mathrm{~V}_{\text {FS }}\right. \\
\& \text { FSR }=100 \mathrm{kHz} \\
\& \text { FSR }=100 \mathrm{kHz}, \text { over temp } \\
\& \text { FSR }=500 \mathrm{kHz}, C_{\text {os }}=60 \mathrm{pF} \\
\& \text { FSR }=1 \mathrm{MHz}, C_{o s}=60 \mathrm{pF} \\
\& \text { FSR }=100 \mathrm{kzz}
\end{aligned}
\] \\
Full supply range To Step Input Change
\end{tabular} \& One \& \begin{tabular}{l}
\[
\begin{gathered}
\pm 03 \\
\pm 0.01 \\
\pm 0.02 \\
\pm 0.05 \\
\pm 50 \\
10 \\
\pm 1 \\
\pm 12
\end{gathered}
\] \\
iod of
\end{tabular} \& \[
\begin{gathered}
\pm 05 \\
\pm 0.025 \\
\pm 0.05 \\
\pm 0.1 \\
\pm 80 \\
\pm 25 \\
\pm 3 \\
\pm 100 \\
0.02 \\
\text { output fr }
\end{gathered}
\] \& \[
\text { ency } p
\] \&  \& \[
\begin{gathered}
* \\
\pm 0.02 \\
* \\
* \\
\pm 40 \\
\pm 15 \\
\pm 2 \\
\pm 25 \\
\pm .015 \\
\text { 0.01 }
\end{gathered}
\] \& \begin{tabular}{l}
\% of FSR \\
\% of FSR \\
\% of FSR \\
\% of FSR \\
\(\left\{\begin{array}{l}\mathrm{ppm} \text { of } \\ \mathrm{FSR} /{ }^{\circ} \mathrm{C}\end{array}\right.\) \\
mV \\
\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\%/V
\end{tabular} \\
\hline Frequency-to-Voltage Mode Gain Accuracy \({ }^{(1)}\) Linearity \& \[
\begin{aligned}
\& \mathrm{V}_{\text {OUT }}=2 \mathrm{~V}_{\text {FS }} \mathrm{f}_{\mathrm{IN}} / \mathrm{f} \text { cLock } \\
\& \mathrm{FSR}=100 \mathrm{kHz} \\
\& \mathrm{FSR}=100 \mathrm{kHz}
\end{aligned}
\] \& \& \[
\begin{aligned}
\& \pm 03 \\
\& \pm 001
\end{aligned}
\] \& \[
\begin{gathered}
\pm 05 \\
\pm 0025
\end{gathered}
\] \& \& * \& \[
\pm 0.02
\] \& \[
\begin{aligned}
\& \% \\
\& \% \\
\& \hline
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Input Resistors \\
Resistance \\
Temperature Coefficient ( \(\left.\mathrm{T}_{\mathrm{c}}\right)^{(2)}\)
\end{tabular} \& \& \& \[
\begin{aligned}
\& \pm 30 \\
\& \pm 50
\end{aligned}
\] \& \(\pm 100\) \& \& * \& * \& \[
\begin{gathered}
\% \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \multicolumn{9}{|l|}{INTEGRATOR OP AMP} \\
\hline \begin{tabular}{l}
\(V_{o s}{ }^{(1)}\) \\
Vos Drift \\
\(\mathrm{I}_{\mathrm{B}}\) \\
los \\
Aol \\
CMRR \\
CM Range \\
Vout Range \\
Bandwidth
\end{tabular} \& \[
\begin{aligned}
\& \mathrm{Z}_{\text {LOAD }}=5 \mathrm{k} \Omega / 10,000 \mathrm{pF} \\
\& \mathrm{Z}_{\text {LOAD }}=5 \mathrm{k} \Omega / 10,000 \mathrm{pF}
\end{aligned}
\] \& 100
80
-7.5
-0.2 \& \[
\begin{gathered}
\pm 150 \\
\pm 5 \\
\pm 50 \\
100 \\
120 \\
105
\end{gathered}
\] \& \[
\begin{gathered}
\pm 1000 \\
\pm 25 \\
\pm 100 \\
200 \\
\\
+01 \\
+12
\end{gathered}
\] \& * \& \(*\)
\(*\)
\(\pm 25\)
50
\(*\)
\(*\)

$*$ \& $*$
$\pm 15$
$\pm 50$
100

$*$
$*$ \& $\mu \mathrm{V}$
$\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$
nA
nA
dB
dB
V
V
MHz <br>
\hline \multicolumn{9}{|l|}{COMPARATOR INPUTS} <br>
\hline Input Bias Current (18) \& $-\mathrm{V}_{\mathrm{cc}}+4 \mathrm{~V}<\mathrm{V}_{\text {IN }}<+\mathrm{V}_{\mathrm{cc}}$ \& \& \& 5 \& \& \& * \& $\mu \mathrm{A}$ <br>
\hline \multicolumn{9}{|l|}{CLOCK INPUT (referenced to digital common)} <br>

\hline | Frequency (maximum operating) |
| :--- |
| Threshold Voltage |
| Voltage Range |
| Input Current |
| Rise Time | \& Over temperature \& 0.8

$-V_{c c}+3$ \& $$
4.0
$$

$$
14
$$

$$
0.5
$$ \& 2.0

$+V_{c c}$
5

2 \& * \& * \& * \& $$
\begin{gathered}
\hline \mathrm{MHz} \\
\mathrm{~V} \\
\mathrm{~V} \\
\mathrm{~V} \\
\mu \mathrm{~A} \\
\mu \mathrm{~s}
\end{gathered}
$$ <br>

\hline \multicolumn{9}{|l|}{OPEN COLLECTOR OUTPUT (referenced to digital common)} <br>

\hline | Vol |
| :--- |
| IoL |
| $I_{O H}$ (off leakage) |
| Delay Time, positive clock edge |
| to output pulse |
| Fall Time |
| Output Capacitance | \& \[

$$
\begin{aligned}
& \text { lout }=10 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{OH}}=30 \mathrm{~V}
\end{aligned}
$$

\] \& \& \[

$$
\begin{gathered}
0.01 \\
\\
300 \\
100 \\
5 \\
\hline
\end{gathered}
$$
\] \& 0.4

15

10 \& \& * \& * \& | V |
| :--- |
| mA |
| $\mu \mathrm{A}$ |
| ns |
| ns |
| pF | <br>

\hline \multicolumn{9}{|l|}{OUTPUT ONE-SHOT} <br>

\hline Pulse Width Out \& $$
\begin{aligned}
& \text { Nominal PWout }= \\
& (5 \mathrm{~ns} / \mathrm{pF}) \times \mathrm{Cos}_{\mathrm{os}}-90 \mathrm{~ns} \\
& \mathrm{C}_{\mathrm{os}}=300 \mathrm{pF}
\end{aligned}
$$ \& 1 \& 1.4 \& 2 \& * \& * \& * \& $\mu \mathrm{s}$ <br>

\hline \multicolumn{9}{|l|}{REFERENCE VOLTAGE} <br>

\hline | Accuracy |
| :--- |
| Drift ${ }^{(2)}$ |
| Current Output (sourcıng) |
| Power Supply Rejection |
| Output Impedance | \& No load \& 4.90

10 \& $$
\begin{gathered}
5.0 \\
\pm 60 \\
\\
05
\end{gathered}
$$ \& \[

$$
\begin{gathered}
5.10 \\
\pm 105 \\
0.015 \\
2
\end{gathered}
$$
\] \& 495

$*$ \& $$
\pm 40
$$ \& 5.05

$\pm 55$

$*$

$*$ \& $$
\begin{gathered}
\mathrm{V} \\
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\mathrm{~mA} \\
\% / \mathrm{V} \\
\Omega
\end{gathered}
$$ <br>

\hline
\end{tabular}

ELECTRICAL (CONT)
At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{VDC}$ supplies unless otherwise noted

| PARAMETER | CONDITIONS | VFC101JN |  |  | VFC101KN |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Rated Voltage <br> Operating Voltage Range <br> Total Supply Digital Common <br> Quiescent Current $+_{c c}$ $-I_{c c}$ | $\begin{aligned} & +V_{c c} \\ & -V_{c c} \\ & +V_{c c}-\left(-V_{c c}\right) \end{aligned}$ <br> Over temperature | +7.5 -7.5 15 $-V_{c c}+2$ | $\pm 15$ $\begin{gathered} 106 \\ 96 \end{gathered}$ | $\begin{gathered} +28.5 \\ -285 \\ 36 \\ +V_{c c}-4 \\ 15 \\ 15 \end{gathered}$ | * ${ }_{*}^{*}$ | * | $*$ $*$ $*$ $*$ $*$ $*$ | $\begin{gathered} \hline V \\ V \\ V \\ V \\ V \\ m A \\ m A \end{gathered}$ |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
| Specification <br> Storage <br> $\theta$ Junction-Ambient <br> $\theta$ Junction-Case |  | 0 -65 | $\begin{aligned} & 90 \\ & 35 \\ & \hline \end{aligned}$ | +70 +150 | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

*Specification same as JN grade
NOTES (1) Offset and gain error can be trimmed to zero (2) Specified by the box method: (Max $-M ı n) \div(A v g \times \Delta T)$

MECHANICAL


PIN CONFIGURATION


| 1 | NC |
| :---: | :---: |
| 2 | +Vcc Power Supply |
| 3 | NC |
| 4 | Vout Integrator Amp Output |
| 5 | $\mathrm{C}_{\text {INT, }}$ Integrator Inverting input |
| 6 | $+\mathrm{V}_{\text {IN }}$, Integrator Noninverting Input |
| 7 | $\mathrm{V}_{\text {IN, }}$ 5V FS |
| 8 | VIN, 10V FS |
| 9 | $\mathrm{V}_{\text {IN }}$, 8V FS |
| 10 | Vin, 10V FS |
| 11 | - Vcc Power Supply |
| 12 | Cos, Output One-Shot Capacitor |
| 13 | fclock Input |
| 14 | fout Frequency Output |
| 15 | Digital Ground |
| 16 | Analog Ground |
| 17 | - Comparator Input |
| 18 | + Comparator Input |
| 19 | NC |
| 20 | $\mathrm{V}_{\text {REF }}+5 \mathrm{~V}$ Reference Output |

ABSOLUTE MAXIMUM RATINGS

| Power Supply Voltage ( $+\mathrm{V}_{\mathrm{cc}}$ to $-\mathrm{V}_{\mathrm{cc}}$ ) | 36 V |
| :---: | :---: |
| $+V_{c c}$ to Analog Common | 28V |
| - $\mathrm{V}_{\text {cc }}$ to Analog Common | 28V |
| Integrator Out Short-Circuit-to-Groun | Indefinite |
| Integrator Differential Input | $\pm 10 \mathrm{~V}$ |
| Integrator Common-Mode Input | $-\mathrm{Vcc}+5 \mathrm{~V}$ to +2 V |
| $\mathrm{V}_{\text {IN }}(\mathrm{pins} 7,8,9,10)$ | $\pm V_{c c}$ |
| Clock Input | $\pm \mathrm{V}_{\mathrm{cc}}$ |
| $V_{\text {REF }}$ Out Short-Circuit-to-Ground | Indefinite |
| Cos (pin 12) | . 0 to $+\mathrm{V}_{\mathrm{cc}}$ |
| $\mathrm{f}_{\text {OUt }}$ (referred to digital common). | -0.5 V to 36 V |
| Digital Common | $\ldots . . . \pm V_{c c}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (solderıng 10s) | $\ldots 300^{\circ} \mathrm{C}$ |

## ORDERING INFORMATION



## TYPICAL PERFORMANCE CURVES



## THEORY OF OPERATION

The VFC101 monolithic voltage-to-frequency converter provides a digital pulse train output with an average frequency proportional to the analog input voltage. The output is an active low pulse of constant duration, with a repetition rate determined by the input voltage. Falling edges of the output pulses are synchronized with rising edges of the clock input.
Operation is similar to a conventional charge-balance VFC. An input operational amplifier (Figure 1) is configured as an integrator so that a positive input voltage causes an input current to flow in $\mathrm{C}_{\text {int. }}$. This forces the integrator output to ramp negatively. When the output of the integrator crosses the reference voltage ( 5 V ), the comparator trips, activating the clocked logic circuit. Once activated, the clocked logic awaits a falling edge of the clock input, followed by a rising edge (see Figure 2). On the rising edge, switch $\mathrm{SW}_{1}$ is closed for one complete clock cycle, causing the reset current, $\mathrm{I}_{1}$, to switch to the integrator input. Since $I_{1}$ is larger than the input current,
$\mathrm{I}_{\text {IN }}$, the output of the integrator ramps positively during the one clock cycle reset period. The clocked logic circuitry also generates a VFC output pulse during the reset period.
Unlike conventional VFC circuits, the VFC101 accurately derives its reset period from an external clock frequency. This eliminates the critical timing capacitor required by other VFC circuits. One period (from rising edge to rising edge) of the clock input determines the integrator reset period.
When the negative-going integration of the input signal crosses the comparator threshold, integration of the input signal will continue until the reset period can start (awaiting the necessary transitions of the clock). Output pulses are thus made to align with rising edges of the external clock. This causes the instantaneous output frequency to be a subharmonic of the clock frequency. The average frequency, however, will be an accurate analog of the input voltage.


FIGURE 1. Basic Voltage-to-Frequency Operations.


FIGURE 2. Timing Diagram for Voltage-to-Frequency Mode.

A full-scale input causes a nominal output frequency equal to one-half the clock frequency. The transfer function is fout $=\left(\mathrm{V}_{\mathrm{IN}} / 2 \mathrm{~V}_{\mathrm{Fs}}\right) \mathrm{f}_{\mathrm{clock}}$.
Input voltages greater than $\mathrm{V}_{\mathrm{FS}}$ cause the output frequency to limit at half the clock frequency. Negative inputs cause all output pulses to cease. The full-scale input voltage, $\mathrm{V}_{\mathrm{Fs}}$, is determined by the input pin used:

| Pin \# | V $_{\text {Fs }}$ |
| :---: | :---: |
| 8 | 10 V |
| 10 | 10 V |
| 9 | 8 V |
| 7 | 5 V |
| $7 *$ | 25 V |

* Pin 8 connected to pin 5

One of the useful functions made possible by the VFC101's multiple input resistors is shown in Figure 3. By connecting one 10 V input to the $5 \mathrm{~V} \mathrm{~V}_{\text {ReF }}$ output, the other 10 V input pin functions as a bipolar input. $\mathrm{A}-5 \mathrm{~V}$ to +5 V input range causes a zero to $\mathrm{f}_{\text {cLock }} / 2$ output frequency range. Accurate ratio matching and temperature tracking of the input resistors provides improved stability of the half-scale offset.


FIGURE 3. Offset for Bipolar Input Voltages.

## INSTALLATION AND OPERATING INSTRUCTIONS

The integrator capacitor $\mathrm{C}_{\text {INT }}$ (see Figure 1) affects the magnitude of the integrator voltage waveform. Its absolute accuracy is not critical since it does not affect the transfer function. This allows a wide range of capacitance to produce excellent results. Figure 4 facilitates choosing an appropriate standard value to assure that the integrator waveform voltage is within acceptable limits. Good dielectric absorption properties are required to achieve best linearity. Mylar ${ }^{\text {TM }}$, polycarbonate, mica, polystyrene, Teflon ${ }^{\text {rm }}$ and glass types are appropriate


FIGURE 4. Integrator Capacitor Selection Graph.
choices. The choice in a given application will depend on the particular value and size considerations. Ceramic capacitors vary considerably from type to type and some produce significant nonlinearities. Polarized capacitors should not be úsed.
Deviation from the nominal recommended $+1 V$ to -0.75 V integrator voltage (as controlled by the integrator capacitor value) is permissible and will have a negligible effect on VFC operation. Certain situations may make deviations from the suggested integrator swing highly desirable. Smaller integrator voltages, for instance, allow more "headroom" for averaging noisy input signals. The VFC is a fully integrating input converter, able to reject large levels of interfering noise. This ability is limited only by the output voltage swing range of the integrator amplifier. By setting a small integrator voltage swing using a large $\mathrm{C}_{\text {INT }}$ value, larger levels of noise can be integrated without output saturation and loss of accuracy. For instance, with a 50 kHz full-scale output and $\mathrm{C}_{\text {INT }}=$ $0.1 \mu \mathrm{~F}$, the circuit in Figure 1 can accurately average an input through the full 0 to 10 V input range with $1 \mathrm{Vp}-\mathrm{p}$ superimposed 60 Hz noise.
The integrator output voltage should not be allowed to exceed +12 V or -0.2 V , otherwise saturation of the operational amplifier could cause inaccuracies. Operation with positive power supplies less than +15 V will limit the output swing of the integrator operational amplifier. Smaller integrator voltage waveforms may be required to avoid output saturation of the integrator amplifier. See "Power Supplies and Grounding" for information on low-voltage operation.
The maximum integrator voltage swing requirement is nearly symmetrical about the comparator threshold voltage (see Figure 9). One-third greater swing is required
above the threshold than below it. Maximum demand on positive integrator swing occurs at low scale, while the negative swing is greatest just below full scale.

## CLOCK INPUT

The clock input is TTL- and CMOS-compatible. Its input threshold is approximately 1.4 V (two diode voltage drops) referenced to digital ground (pin 15). The clock "high" input pay be standard TTL or may be as high as $+\mathrm{V}_{\mathrm{cc}}$. The clock input has a high input impedance, so no special drivers are required. Rise time in the transistion region from 0.5 V to 2 V must be less than $2 \mu \mathrm{~s}$ for proper operation.

## OUTPUT

The frequency output is an open collector current-sink transistor. Output pulses are active low such that the output transistor is on only during the reset integration period (see Shortened Output Pulses). This minimizes power dissipation over the full frequency range and provides the fastest logic edge at the beginning of the output pulse where it is most desirable.
Interface to a logic circuit would normally be made using a pull-up resistor to the logic power supply. Selection of the pull-up resistor should be made such that no more than 15 mA flows in the output transistor. The actual choice of the pull-up resistor may depend on the fullscale frequency and the stray capacitance on the output line. The rising edge of an output pulse is determined by the RC time constant of the pull-up resistor and the stray capacitance. Excessive capacitance will produce a rounding of the output pulse rising edge, which may create problems driving some logic circuits. If long lines must be driven, a buffer or digital line transmitter circuit should be used.
The synchronized nature of the VFC101 makes viewing its output on an oscilloscope somewhat tricky. Since all output pulses align with the clock, it is best to trigger and view the clock on one of the input channels and the output can then be viewed on another oscilloscope channel. Depending on the VFC input voltage, the output waveform may appear as if the oscilloscope is not properly triggered. The output might best be visualized by imagining a constant output frequency which is locked to a submultiple of the clock frequency with occasional extra pulses or missing pulses to create the necessary average frequency. It is these extra or missing pulses that make the output waveform appear as if the oscilloscope is not properly triggered. This behavior amounts to a frequency or phase jitter in the output, making frequency detection with most phase-locked loop circuitry impractical. For the same reason, fast period measurement (ratiometric counting) will not provide a stable reading. The output frequency must be measured (averaged) for N counts of fclock to achieve a stable N counts of resolution.

## SHORTENED OUTPUT PULSES

In normal operation, the negative output pulse duration is equal to one period of the clock input. Shorter output pulses may be useful in driving optical couplers or transformers for voltage isolation or noise rejection. This can be accomplished by connecting capacitor $\mathrm{Cos}_{\mathrm{o}}$ as shown in Figure 5. Pin 12 may be connected to $+\mathrm{V}_{\mathrm{cc}}$, deactivating the output one-shot circuit. The value of Cos is chosen according to the curve in Figure 6. Output pulses cannot be made to exceed one clock period in duration. Thus, a Cos value which would create an


FIGURE 5. Circuit and Timing Diagram for Shortened Output Pulses.


FIGURE 6. Output One-Shot Capacitor Selection Graph.
output pulse which is longer than one period of the clock will have the same effect as disabling the one-shot, causing the output pulse to last one clock period. The minimum practical pulse width of the one-shot circuit is approximately 100 ns . Using $\mathrm{Cos}_{\mathrm{os}}$ to generate shorter output pulses does not affect the output frequency or the gain equation.

## REFERENCE VOLTAGE

Low gain drift is achieved by use of a precision internal 5 V reference. This reference is brought to an external pin and can be used for a variety of purposes. It is used to offset the noninverting comparator input in voltage-tofrequency mode (although a precise voltage is not required for this function). It is very useful in many other applications such as offsetting the input to handle bipolar input signals. It can source up to 10 mA and $\operatorname{sink} 100 \mu \mathrm{~A}$. Heavy loading of the reference will change the gain of the VFC as well as affecting the external reference voltage. For instance, a 10 mA load interacting with a $0.5 \Omega$ typical output impedance will change the VFC gain equation and reference voltage by $0.1 \%$.

## LINEARITY PERFORMANCE

The linearity of the VFC101 is specified as the worst-case deviation from a straight line defined by low scale and high-scale endpoint measurements. This worst-case deviation is expressed as a percentage of the 10 V full-scale input. All units are tested and guaranteed for the specified level of performance.
Linearity performance and gain error change with fullscale operating frequency as shown in Figure 7. Figure 8 shows the typical shape of the nonlinearity at 100 kHz full scale. Integrator voltage swing (determined by $\mathrm{C}_{\mathrm{INT}}$ ) has a minor effect on linearity. Small integrator voltage swing typically leads to best linearity performance.
Best linearity performance at high full-scale frequencies (above 500 kHz ) is obtained by using short output pulses with a one-shot capacitor of 60 pF . As with any highfrequency circuit, careful attention to good power supply bypassing techniques (see "Power Supplies and Grounding") is also required.


FIGURE 7. Nonlinearity and Gain Error vs Full-Scale Frequency.


FIGURE 8. Typical Nonlinearity vs $\mathrm{V}_{\text {IN }}$.

## TEMPERATURE DRIFT

Conventional VFC circuits are affected significantly by external component termperature drift. Drift of the external input resistor and timing capacitor required with these devices may easily exceed the specified drift of the VFC itself.
When used with its internal input resistors, the gain drift of the complete VFC101 circuit is totally determined by the performance of the VFC101. Gain drift is specified at a full-scale output frequency of 100 kHz . Conventional VFC circuits usually specify drift at 10 kHz and degrade significantly at higher operating frequency. The VFCl01's gain drift remains excellent at higher operating frequency, typically remaining within specification at $\mathrm{f}_{\mathrm{FS}}=1 \mathrm{MHz}$.
Drift of the external clock frequency directly affects the output frequency, but by using a common clock for the VFC and counting circuitry, this drift can be cancelled.

## POWER SUPPLIES AND GROUNDING

Separate analog and digital grounds are provided on the VFC101 and it is important to separate these grounds to attain greatest accuracy. Logic sink current flowing in the fout pin is returned to the digital ground. If this "noisy" current were allowed to flow in analog ground, errors could be created. Although analog and digital grounds may eventually be connected together at a common point in the circuitry, separate circuit connections to this common point can reduce the error voltages created by varying currents flowing through the ground return impedance. The $+5 \mathrm{~V} \mathrm{~V}_{\text {Ref }}$ pin is referenced to analog ground.
The power supplies should be well bypassed using capacitors with low impedance at high frequency. A value of $0.1 \mu \mathrm{~F}$ is adequate for most circuit layouts.
The VFCl01 is specified for a nominal supply voltage of $\pm 15 \mathrm{~V}$. Supply voltages ranging from $\pm 7.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ may be used. Either supply can be up to 28 V as long as the total of both does not exceed 36 V . Steps must be taken, however, to assure that the integrator output does not exceed its linear range. Although the integrator output is capable of 12 V output swing with 15 V power supplies, with 7.5 V supplies, output swing will be limited
to approximately 4.5 V . In this case, the comparator input cannot be offset by directly connecting to the 5 V reference output pin. The comparator input must be connected to a lower voltage point (approximately 2 V ). This allows the integrator output to operate around a lower voltage point, assuring linear operation. This threshold voltage does not affect the accuracy or drift of the VFC as long as it is not noisy. It should not be made
too small, however, or the negative ouptut limitation of the integrator $(-0.2 \mathrm{~V})$ may cause saturation. Additionally, a large integrator capacitor may be used to limit the required integrator waveform swing to approxmiately 100 mV (see Figure 4).
Figure 9 shows a circuit for operating from the minimum power supplies, avoiding saturation of the integrator amplifier and loss of accuracy. $\mathrm{C}_{\text {INT }}$ is chosen for a


FIGURE 9. Circuit Diagram and Integrator Voltage Waveform for Low Power Supply Voltage Operation.


FIGURE 10. Relationships of Allowable Voltages.
+100 mV to -75 mV integrator voltage swing (referred to the noninverting comparator input). The offset voltage applied to the comparator's noninverting input is derived from a resistive voltage divider from $V_{\text {REF }}$.
The relationships of the allowable operating voltage ranges on important pins is shown in Figure 10. Note that the integrator amplifier output cannot swing more than 0.2 V below ground. Although this is not "normal" for an operational amplifier, a special internal design of this type optimizes high-frequency performance. It is this characteristic which necessitates the offsetting of the noninverting comparator input in voltage-to-frequency mode to avoid negative output swing.

## FREQUENCY-TO-VOLTAGE MODE

The VFC101 can also function as a frequency-to-voltage converter by applying an input frequency to the comparator input as shown in Figure 11. The input resistor, $\mathrm{R}_{\text {IN }}$, is connected as a feedback resistor. The voltage at the integrator amp output is proportional to the ratio of the input frequency to the clock frequency. The transfer function is

$$
V_{\text {OUT }}=\left(f_{\text {IN }} / f_{\text {CLOCK }}\right) 20 \mathrm{~V}
$$

This transfer function is complementary to the voltage-to-frequency mode transfer function, making voltage-to-frequency-to-voltage conversions simple and accurate.
Direct coupling of the input frequency to the comparator is easily accomplished by driving both comparators with complementary frequency input signals. Alternatively,
one of the comparator inputs can be biased at half the logic voltage (using $\mathrm{V}_{\text {REF }}$ and a voltage divider) and the other input driven direclty.
The proper timing of the input frequency waveform is shown in Figure 11. The input pulse should go low for one clock cycle, centered around a falling edge of the clock. The minimum acceptable input pulse width must fall no later than 200 ns before a negative clock edge and rise no sonner than 200 ns after the falling clock edge. An input pulse which remains low for more than one falling edge of the clock will produce incorrect output voltages. Positive (active high) input pulses can be accepted by reversing the connections to pins 14 and 15 . Figure 12 shows a digital conditioning circuit which will accept any input duty cycle and provide the proper pulse width to the comparator. Each rising edge at this circuit's input generates the required negative pulse at the inverting comparator input. The noninverting comparator is driven by a complementary signal.
The integrator amplifier output is designed to drive up to $10,000 \mathrm{pF}$ and $5 \mathrm{k} \Omega$ loads in frequency-to-voltage mode. This allows driving long lines in a large system.
Ripple voltage in the voltage output is unavoidable and is inversely proportional to the value of the integrator capacitor. Figure 13 shows the output ripple and settling time as a function of the $\mathrm{C}_{\mathrm{INT}}$ value.
The ripple frequency is equal to the input frequency. Its magnitude can be reduced by using a large integrator capacitor value, but at the sacrifice of slow settling time


FIGURE 11. Circuit and Timing Diagram of a Frequency-to-Voltage Converter.


FIGURE 12. Digital Timing Input Conditioning Circuit for Frequency-to-Voltage Operation.


FIGURE 13. Frequency-to-Voltage Mode Output Ripple and Settling Time vs Integrator Capacitance.
at the voltage output in response to an input frequency change. The settling time constant is equal to $\mathrm{R}_{\text {IN }} \times$ $\mathrm{C}_{\text {Int }}$. A better compromise between output ripple and settling time can be achieved by using a moderately low integrator capacitor value and adding a low-pass filter on the analog output. The cutoff frequency of the filter should be made below the lowest expected input frequency to the frequency-to-voltage converter.

NOTE: Several useful applications circuits may be found in the VFC100 product data sheet. These require only minor adaptation to the different pinout and input resistor configurations of the VFC101.

[^20]BURR-BROWN ${ }^{\text {B }}$
르를

# High-Frequency VOLTAGE-TO-FREQUENCY CONVERTER 

## FEATURES

- HIGH FREQUENCY OPERATION:

4MHz FS max

- EXCELLENT LINEARITY: $\pm 0.05 \%$ max at 1 MHz $\pm 0.05 \%$ typ at 2 MHz
- PRECISION 5V REFERENCE

DISABLE PIN

## DESCRIPTION

The VFC110 Voltage-to-Frequency Converter is a thirdgeneration VFC offering improved features and performance. These include higher frequency operation, an on-board precision 5 V reference and a Disable function.

The precision 5 V reference and can be used for offsetting the VFC transfer function, as well as exciting transducers or bridges. The Disable pin allows several VFCs' outputs to be paralleled, multiplexed, or simply to shut off the VFC. The open-collector frequency

## APPLICATIONS

- INTEGRATING A/D CONVERSION
- PROCESS CONTROL
- VOLTAGE ISOLATION
- VOLTAGE-CONTROLLED OSCILLATOR
- FM TELEMETRY
output is TTL/CMOS-compatible. The output may be isolated by using an opto-coupler or transformer.
Internal input resistor, one-shot and integrator capacitors simplify applications circuits. These components are trimmed for a full-scale output frequency of 4 MHz at 10 V input. No additional components are required for many applications.
The VFC100 is packaged in plastic and ceramic 14-pin DIPs. Industrial and military temperature range gradeouts are available.

international Alrport Industrial Park . Mailing Address: PO Box 11400 Tel: (602) 746-1111 . Twx: 910-952-1111

SPECIFICATIONS
At $T_{A}=+25^{\circ} \mathrm{C}$ and $V_{S}= \pm 15 \mathrm{~V}$ unless otherwise noted.

| MODEL | VFC110BG |  |  | VFC110AG/SG/AP |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| VOLTAGE TO FREQUENCY OPERATION <br> Nonlinearity, $f_{F s}=100 \mathrm{kHz}$ $\begin{aligned} & f_{\mathrm{Fs}}=1 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{Fs}}=2 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{FS}}=4 \mathrm{MHz} \end{aligned}$ <br> Gain Error, $\mathrm{f}=1 \mathrm{MHz}$ <br> Gain Drift, $f=1 \mathrm{MHz}$ <br> Relative to $\mathrm{V}_{\text {REF }}$ <br> PSRR |  | $\begin{gathered} 0.005 \\ 0.01 \\ 0.015 \\ 1 \\ \\ 50 \end{gathered}$ | $\begin{gathered} 0.01 \\ 0.05 \\ \\ 5 \\ 50 \\ \\ 0.05 \end{gathered}$ |  | $0.01$ <br> 100 | 0.05 <br> 0.1 <br> 100 <br> 0.1 | \%FS <br> \%FS <br> \%FS <br> \%FS <br> \% <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> \%/V |
| INPUT <br> Full Scale Input $\begin{aligned} & \mathrm{I}_{\mathrm{s}} \\ & \mathrm{~V}_{o s} \\ & \mathrm{~V}_{\mathrm{os}} \text { Drift } \end{aligned}$ |  | $\begin{array}{r} 250 \\ 15 \\ 35 \end{array}$ | $\begin{gathered} 500 \\ 30 \\ 3 \end{gathered}$ |  | $20$ | $\begin{gathered} 60 \\ 3 \end{gathered}$ | $\mu \mathrm{A}$ <br> nA <br> mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| OPEN COLLECTOR OUTPUT <br> $V_{0}$ Low <br> I leakage <br> Fall Time <br> Delay to Rise |  | $\begin{aligned} & 0.1 \\ & 25 \\ & 25 \end{aligned}$ | $\begin{gathered} 0.4 \\ 1 \end{gathered}$ |  | * | * | V <br> $\mu A$ <br> ns <br> ns |
| REFERENCE VOLTAGE <br> Voltage <br> Voltage Drift <br> Load Regulation, $I_{0}=0$ to 10 mA <br> PSRR, $V_{s}= \pm 8$ to $\pm 18 \mathrm{~V}$ <br> Current Limit | 4.95 | $\begin{gathered} 5.00 \\ \\ 3 \\ 5 \\ 15 \end{gathered}$ | $\begin{gathered} 5.05 \\ 20 \\ 10 \end{gathered}$ | * | * | $50$ | V ppm $/{ }^{\circ} \mathrm{C}$ <br> mV <br> $\mathrm{mV} / \mathrm{V}$ <br> mA |
| DISABLE INPUT <br> $V_{\text {HIGH }}$ <br> $V_{\text {Low }}$ <br> $\mathrm{I}_{\mathrm{HIGH}}$ <br> Low | 2.0 | $\begin{gathered} 0.1 \\ 1 \end{gathered}$ | 0.4 | * | * | * | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| POWER SUPPLY <br> Voltage <br> Current | $\pm 8$ | $\begin{gathered} \pm 15 \\ 13 \end{gathered}$ | $\begin{gathered} \pm 18 \\ 16 \end{gathered}$ | * | * | * | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |
| TEMPERATURE RANGE <br> Specified $\begin{aligned} & \text { AG, BG, AP } \\ & S G \end{aligned}$ <br> Storage $\begin{aligned} & \text { AG, BG, SG } \\ & \text { AP } \end{aligned}$ | $\begin{aligned} & -25 \\ & -55 \\ & -65 \\ & -40 \end{aligned}$ |  | $\begin{gathered} +85 \\ +125 \\ \\ +150 \\ +125 \end{gathered}$ |  |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

# Voltage-to-Frequency and Frequency-to-Voltage CONVERTER 

## FEATURES

- HIGH LINEARITY, 12 to 14 bits $\pm 0.005 \%$ max at 10 kHz FS $\pm 0.03 \%$ max at 100 kHz FS $\pm 0.1 \%$ typ at 1 MHz FS
- V/F OR F/V CONVERSION
-6-DECADE DYNAMIC RANGE
- 20ppm/º ${ }^{\circ}$ max GAIN DRIFT
- OUTPUT DTL/TTL/CMOS COMPATIBLE


## DESCRIPTION

The VFC320 monolithic voltage-to-frequency and frequency-to-voltage converter provides a simple low cost method of converting analog signals into digital pulses. The digital output is an open collector and the digital pulse train repetition rate is proportional to the amplitude of the analog input voltage. Output pulses are compatible with DTL, TTL, and CMOS logic families.
High linearity $(0.005 \%$, max at 10 kHz FS $)$ is achieved with relatively few external components. Two external resistors and two external capacitors are

## APPLICATIONS <br> - INEXPENSIVE A/D AND D/A CONVERTER <br> - DIGItal PANEL METERS <br> - TWO-WIRE DIGITAL TRANSMISSION WITH NOISE IMMUNITY <br> - FM MOD/DEMOD OF TRANSDUCER SIGNALS <br> - PRECISION LONG TERM Integrator <br> - HIGH RESOLUTION OPTICAL LINK FOR ISOLATION <br> - AC LINE FREQUENCY MONITOR <br> - MOTOR SPEED MONITOR AND CONTROL

required to operate. Full scale frequency and input voltage are determined by a resistor in series with -IN and two capacitors (one-shot timing and input amplifier integration). The other resistor is a noncritical open collector pull-up (four to $+\mathrm{V}_{\mathrm{Cc}}$ ). The VFC320 is available in three performance/temperature grades and two package configurations. The TO-100 versions are hermetically sealed, and specified for the $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ranges, and the dual-in-line units are specified from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.


International Airport Industrial Park - P.0. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

## SPECIFICATIONS

ELECTRICAL
At $T_{A}=+25^{\circ} \mathrm{C}$ and $\pm 15 \mathrm{VDC}$ power supply unless otherwise noted.

|  |  | VFC | 20BG/BM |  |  | C320CG/C |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHARACTERISTICS | CONDITIONS | MIN | TYP | MAX | MIN | TYP | max | UNIT8 |
| V/F CONVERTER FOUT $=\mathrm{V}_{\text {IN }} / 7.5 \mathrm{R}_{1} \mathrm{C}_{1}$, Figure 4 |  |  |  |  |  |  |  |  |
| INPUT TO OP AMP |  |  |  |  |  |  |  |  |
| Voltage Range(1) <br> Current Range(1) | Fig. 4 with $e_{2}=0$ <br> Fig. 4 with $e_{1}=0$ <br> IIN $=V_{\text {IN }} /$ Rin | $\begin{aligned} &>0 \\ &<0 \\ &+0.25 \end{aligned}$ |  | $\begin{gathered} \text { Note } 2 \\ -10 \\ +750 \end{gathered}$ | * |  | * | $V$ $V$ $\mu A$ |
|  |  |  |  |  |  |  |  | $n A$ |
| Nonınverting Input |  |  | 10 | 30 |  | * | * | nA |
| Offset Voltage(3) |  |  |  | $\pm 0.15$ |  |  | - | mV |
| Offset Voltage Drift |  |  | $\pm 5$ |  |  | * |  | ${ }_{\mu} \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Differential impedance |  | 300 \|| 5 | 650 \|| 5 |  | * | - |  | $\mathrm{k} \Omega \\| \mathrm{pF}$ |
| Common-mode Impedance |  | $300 \text { \|\| } 3$ | $500\|\mid 3$ |  | * | * |  | $k \Omega \\| p F$ |
| ACCURACY |  |  |  |  |  |  |  |  |
| Linearity Error ${ }^{(1)(4)(5)}$ | Fig. 4 with $e_{2}=0(6)$ <br> $0.01 \mathrm{~Hz} \leq$ fout $\leq 10 \mathrm{kHz}$ <br> $0.1 \mathrm{~Hz} \leq$ fout $\leq 100 \mathrm{kHz}$ <br> $1 \mathrm{~Hz} \leq$ fout $\leq 1 \mathrm{MHz}$ |  | $\pm 0.004$ $\pm 0.008$ $\pm 0.1$ | $\begin{aligned} & \pm 0.005 \\ & \pm 0.030 \end{aligned}$ |  | $\pm 0.0015$ | $\pm 0.002$ | \% of FSR <br> \% of FSR <br> \% of FSR |
| Offset Error Input |  |  |  |  |  |  |  |  |
| Offset Voltage(3) |  |  |  | $\pm 15$ |  |  |  | ppm of FSR |
| Offset Drift(7) |  |  | $\pm 0.5$ |  |  | * |  | ppm of FSR/ $/{ }^{\circ} \mathrm{C}$ |
| Gain Error ${ }^{(3)}$ |  |  | $\pm 5$ | $\pm 10$ |  | - | 0 | \% of FSR |
| Gain Drift(7) | $f=10 \mathrm{kHz}$ |  |  | 50 |  |  | 20 | ppm of FSR $/{ }^{\circ} \mathrm{C}$ |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| gain drift)(7)(8)(9) Power Supply Sensitivity | $\pm \mathrm{VCC}=14 \mathrm{VDC}$ to 18 VDC |  |  | $\pm 0.015$ |  |  | - | \% of FSR/\% |
|  |  |  |  |  |  |  |  |  |
| Full Scale Frequency | Cload $\leq 50 \mathrm{pF}$ |  |  | 1 | * |  | * | MHz decades |
| Dynamic Range Settling Time | (V/F) to specified linearity | 6 |  |  |  |  |  |  |
|  | for a full scale input step |  | Note 10 |  |  | * |  |  |
| Overload Recovery | < 50\% overload |  | Note 10 |  |  |  |  |  |
| OPEN COLLECTOR OUTPUT |  |  |  |  |  |  |  |  |
| Voltage, Logıc "0" | Isink $=8 \mathrm{~mA}, \mathrm{max}$ |  |  | 0.4 |  |  | - | V |
| Leakage Current, Logic "1" | $V_{0}=15 \mathrm{~V}$ |  | 0.01 | 1.0 |  | * | * | $\mu \mathrm{A}$ |
| Voltage, Logic " 1 " | External pull-up resistor |  |  |  |  |  |  |  |
|  | required (see Figure 4) |  |  | Vpu |  |  | * | $v$ |
| Duty Cycle at FS | For Best Linearity |  | 25 |  |  | - |  | \% |
| Fall Time | lout $=5 \mathrm{~mA}, \mathrm{CLOAD}=500 \mathrm{pF}$ |  | 100 | - |  | * |  | ns |
| F/V CONVERTER VOUT $=75 \mathrm{R}_{1} \mathrm{C}_{1}$ FIN, Figure 9 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| Logic "1" |  | +1.0 |  | +Vcc | , |  | * | V |
| Logic "0" |  | -Vcc |  | -0.05 |  |  | * | V |
| Pulse-width Range |  | 0.25 |  |  | * |  |  | $\mu 8$ |
| OUTPUT FROM OP AMP |  |  |  |  |  |  |  |  |
| Voltage | $10=7 \mathrm{~mA}$ | 0 to +10 |  |  | , |  |  | $v$ |
| Current | $\mathrm{V}_{0}=7 \mathrm{VDC}$ | +10 |  |  | - | , |  | mA |
| Impedance | Closed-loop |  |  | 0.1 |  |  | - | $\Omega$ |
| Capacitive Load | Without oscillation |  |  | 100 |  |  | - | pF |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Rated Voltage |  |  | $\pm 15$ |  |  | - |  | V |
| Voltage Range |  | $\pm 13$ |  | $\pm 20$ | * |  | * | v |
| Quiescent Current |  |  | $\pm 6.5$ | $\pm 75$ |  | * | * | mA |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| $B$ and C Grades |  | -25 |  | +85 | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| S Grade |  | -55 |  | +125 |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| Operating | - |  |  |  |  |  |  |  |
| B and C Grades |  | -25 |  | +85 | * |  | * | ${ }^{\circ} \mathrm{C}$ |
| S Grade |  | -55 |  | +125 |  | $\cdot$ |  | ${ }^{\circ} \mathrm{C}$ |
| Storage | - | -65 |  | +150 | * |  | * | ${ }^{\circ} \mathrm{C}$ |

*Specification the same as for VFC320BG/BM/SM.

NOTES
1 A $25 \%$ duty cycle at full scale ( 025 mA input current) is recommended where possible to achieve best linearity
2 Determined by Rin and full scale current range constraints
3 Adjustable to zero See Offset and Gain Adjustment section
4 Linearity error at any operating frequency is defined as the deviation from a straight line drawn between the full scale frequency and $01 \%$ of full scale frequency See Discussion of Specifications section
5 When offset and gain errors are nulled, at an operating temperature, the linearity error determines the final accuracy
6 For $_{1}=0$ typical linearity errors are $001 \%$ at $10 \mathrm{kHz}, 02 \%$ at $100 \mathrm{kHz}, 01 \%$ at 1 MHz
7 Exclusive of external components' drift
8 FSR = Full Scale Range corresponds to full scale and full scale input voltage
9 Positive drift is defined to be increasing frequency with increasing temperature
10 One pulse of new frequency plus 50 nsec typical'

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltages | $\pm 20 \mathrm{~V}$ |
| :--- | :--- |
| Output Sink Current at fout | 50 mA |
| Output Current at Vout | +20 mA |
| Input Voltage, -Input | $\pm \mathrm{VCC}^{\prime}$ |
| Input Voltage, +Input | $\pm \mathrm{VCC}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature isoldering, 10 seconds | $+300^{\circ} \mathrm{C}$ |

## MECHANICAL



## PIN CONFIGURATIONS



## DISCUSSION OF SPECIFICATIONS <br> LINEARITY

Linearity is the maximum deviation of the actual transfer function from a straight line drawn between the end points ( $100 \%$ full scale input or frequency and $0.1 \%$ of full scale called zero). Linearity is the most demanding measure of voltage-to-frequency converter performance, and is a function of the full scale frequency. Refer to Figure 1 to determine typical linearity error for your application. Once the full scale frequency is chosen, the linearity is a function of operating frequency as it varies between zero and full scale. Examples for 10 kHz full scale are shown in Figure 2. Best linearity is achieved at lower gains ( $\Delta \mathrm{f}_{\text {OUI }} / \Delta \mathrm{V}_{\text {IN }}$ ) with operation as close to the chosen full scale frequency as possible.
The high linearity of the VFC320 makes the device an excellent choice for use as the front end of $A / D$ converters with 12- to 14-bit resolution, and for highly accurate transfer of analog data over long lines in noisy environments (2-wire digital transmission).


FIGURE 1. Linearity Error vs Full Scale Frequency.


FIGURE 2. Linearity Error vs Operating Frequency.

## FREQUENCY STABILITY VS TEMPERATURE

The full scale frequency drift of the VFC320 versus temperature is expressed as parts per million of full scale range per ${ }^{\circ} \mathrm{C}$. As shown in Figure 3, the drift increases above 10 kHz . To determine the total accuracy drift over
temperature, the drift coefficients of external components (especially $R_{1}$ and $C_{1}$ ) must be added to the drift of the VFC320.


FIGURE 3. Full Scale Drift vs Full Scale Frequency.

## RESPONSE

Response of the VFC320 to changes in input signal level is specified for a full scale step, and is 50 nsec plus 1 pulse of the new frequency. For a 10 V input signal step with the VFC320 operating at 100 kHz full scale, the settling time to within $\pm 0.01 \%$ of full scale is $10 \mu \mathrm{~s}$.

## THEORY OF OPERATION

The VFC320 monolithic voltage-to-frequency converter provides a digital pulse train output whose repetition rate is directly proportional to the analog input voltage. The circuit shown in Figure 4 is composed of an input amplifier, two comparators and a flip-flop (forming a one-shot), two switched current sinks, and an open collector output transistor stage. Essentially the input amplifier acts as an integrator that produces a two-part ramp. The first part is a function of the input voltage, and the second part is dependent on the input voltage and current sink. When a positive input voltage is applied at $\mathrm{V}_{\text {IN }}$, a current will flow through the input resistor, causing the voltage at $V_{\text {OUI }}$ to ramp down toward zero, according to $\mathrm{dV} / \mathrm{dt}=\mathrm{V}_{\mathrm{IN}} / \mathrm{R}_{1} \mathrm{C}_{1}$. During this time the constant current sink is disabled by the switch. Note, this period is only dependent on $\mathrm{V}_{\text {IN }}$ and the integrating components.
When the ramp reaches a voltage close to zero, comparator A sets the flip-flop. This closes the current sink switches as well as changing fouI from logic 0 to logic 1. The ramp now begins to ramp up, and 1 mA charges through $C_{1}$ until $V_{C_{1}}=-7.5 \mathrm{~V}$. Note this ramp period is dependent on the 1 mA current sink, connected to the negative input of the op amp, as well as the input voltage. At this -7.5 V threshold point at $\mathrm{C}_{1}$, comparator B resets the flip-flop, and the ramp voltage begins to ramp down again before the input amplifier has a chance to saturate. In effect the comparators and flip-flop form a one-shot whose period is determined by the internal reference and a 1 mA current sink plus the external capacitor, $C_{1}$. After the one-shot resets, four changes back to logic 0 and the cycle begins again.
The transfer function for the VFC320 is derived for the


FIGURE 4. Functional Block Diagram of the VFC320.
the circuit shown in Figure 4. Detailed waveforms are shown in Figure 5.

$$
\begin{equation*}
\mathrm{f}_{\text {Out }}=\frac{1}{t_{1}+t_{2}} \tag{1}
\end{equation*}
$$

In the time $t \therefore+t \mid$ the integrator capacitor $C_{2}$ charges and discharges but the net voltage change is zero.

$$
\begin{align*}
& \text { Thus } \Delta Q=0=I_{I N} t_{1}+\left(I_{I N}-I_{A}\right) t_{2}  \tag{2}\\
& \text { So that } I_{I N}\left(t_{1}+t_{2}\right)=I_{A} t_{2}  \tag{3}\\
& \text { But since } t_{1}+t_{2}=\frac{1}{f_{\text {OUT }}} \text { and } I_{I N}=\frac{V_{I N}}{R_{1}}  \tag{4}\\
& \qquad f_{\text {OUT }}=\frac{V_{I N}}{I_{A} R_{1} t_{2}} \tag{6}
\end{align*}
$$



FIGURE 5. Integrator and VFC Output Timing.
In the time $t_{2}, I_{B}$ charges the one-shot capacitor $C_{1}$ until its voltage reaches -7.5 V and trips comparator B .

Thus $\mathrm{t}_{2}=\frac{\mathrm{C}_{1} 7.5}{\mathrm{I}_{\mathrm{B}}}$
Using (7) in (6) yield fout $=\frac{V_{I N}}{7.5 R_{1} C_{1}} \times \frac{I_{B}}{I_{A}}$
Since $I_{A}=I_{B}$ the result is

$$
\begin{equation*}
\mathrm{f}_{\text {OUT }}=\frac{\mathrm{V}_{\mathrm{IN}}}{7.5 \mathrm{R}_{1} \mathrm{C}_{1}} \tag{8}
\end{equation*}
$$

Since the integrating capacitor, $\mathrm{C}_{2}$, affects both the rising and falling segments of the ramp voltage, its tolerance and temperature coefficient do not affect the output frequency. It should, however, have a leakage current that is small compared to $\mathrm{I}_{\mathrm{IN}}$, since this parameter will add directly to the gain error of the VFC. $\mathrm{C}_{1}$, which controls the one-shot period, should be very precise since its tolerance and temperature coefficient add directly to the errors in the transfer function.

The operation of the VFC320 as a highly linear frequency-to-voltage converter, follows the same theory of operation as the voltage-to-frequency converter. $e_{1}$ and $e_{2}$ are shorted and $\mathrm{F}_{\text {IN }}$ is disconnected from Voui. Fin is then driven with a signal which is sufficient to trigger comparator $A$. The one-shot period will then be determined by $\mathrm{C}_{1}$ as before, but the cycle repetition frequency will be dictated by the digital input at $\mathrm{F}_{\text {IN }}$.

## DUTY CYCLE

The duty cycle (D) of the VFC is the ratio of the one-shot period ( $\mathrm{t}_{2}$ ) or pulse width, PW, to the total VFC period ( $\mathrm{t}_{1}$ $+t_{2}$ ). For the VFC320, $t_{2}$ is fixed and $t_{1}+t_{2}$ varies as the input voltage. Thus the duty cycle, $D$, is a function of the input voltage. Of particular interest is the duty cycle at full scale frequency, $D_{F s}$, which occurs at full scale input. $D_{F S}$ is a user determined parameter which affects linearity.

$$
D_{F S}=\frac{t_{2}}{t_{1}+t_{2}}=P W \times f_{F s}
$$

Best linearity is achieved when $\mathrm{D}_{\mathrm{Fs}}$ is $25 \%$. By reducing equations (7) and (9) it can be shown that

$$
\mathrm{D}_{\mathrm{FS}}=\frac{\mathrm{V}_{\mathrm{IN}} \max / \mathrm{R}_{1}}{\operatorname{lmA}}=\frac{\mathrm{I}_{\mathrm{IN}} \max }{\operatorname{lmA}}
$$

Thus $\mathrm{D}_{\mathrm{FS}}=0.25$ corresponds tc $\mathrm{I}_{\mathrm{IN}} \max =0.25 \mathrm{~mA}$.

## INSTALLATION AND

 OPERATING INSTRUCTIONS
## VOLTAGE-TO-FREQUENCY CONVERSION

The VFC320 can be connected to operate as a V/F converter that will accept either positive or negative input voltages, or an input current. Refer to Figures 6 and 7.


FIGURE 6. Connection Diagram for V/F Conversion, Positive Input Voltages.


FIGURE 7. Connection Diagram for V/F Conversion, Negative Input Voltages.

## EXTERNAL COMPONENT SELECTION

In general the design sequence consists of: (1) choosing $\mathrm{f}_{\mathrm{MAX}}$, (2) choosing the duty cycle at full scale ( $\mathrm{D}_{\mathrm{Fs}}=0.25$ typically), (3) determining the input resistor, $\mathrm{R}_{1}$ (Figure 4), (4) calculating the one-shot capacitor, $C_{1}$, (5) selecting the integrator capacitor $C_{2}$, and (6) selecting the output pull-up resistor, $\mathbf{R}_{2}$.

## Input Resistors $\mathrm{R}_{1}$ and $\mathrm{R}_{3}$

The input resistance ( $R_{1}$ and $R_{3}$ in Figures 6 and 7) is
calculated to set the desired input current at full scale input voltage. This is normally 0.25 mA to provide a $25 \%$ duty cycle at full scale input and output. Values other than $\mathrm{D}_{\mathrm{FS}}=0.25$ may be used but linearity will be affected. The nominal value is $R_{1}$ is

$$
\begin{equation*}
\mathrm{R}_{1}=\frac{\mathrm{V}_{\mathrm{IN}} \mathrm{max}}{0.25 \mathrm{~mA}} \tag{10}
\end{equation*}
$$

If gain trimming is to be done, the nominal value is reduced by the tolerance of $\mathrm{C}_{1}$ and the desired trim range. $\mathrm{R}_{1}$ should have a very-low temperature coefficient since its drift adds directly to the errors in the transfer function.

## One-Shot Capacitor, $\mathrm{C}_{1}$

This capacitor determines the duration of the one-shot pulse. From equation (9) the nominal value is

$$
\begin{equation*}
\mathrm{C}_{1 \mathrm{nom}}=\frac{\mathrm{V}_{\mathrm{IN}}}{7.5 \mathrm{R}_{1} \text { four }} \tag{11}
\end{equation*}
$$

For the usual $25 \%$ duty at $\mathrm{f}_{\text {MAX }}=\mathrm{V}_{\text {IN }} / \mathrm{R}_{1}=0.25 \mathrm{~mA}$ there is approximately 15 pF of residual capacitance so that the design value is

$$
\begin{equation*}
C_{1}(\mathrm{pF})=\frac{33 \times 10^{6}}{f_{\mathrm{Fs}}}-15 \tag{12}
\end{equation*}
$$

where $f_{F S}$ is the full scale output frequency in Hz . The temperature drift of $\mathrm{C}_{1}$ is critical since it will add directly to the errors of the transfer function. An NPO ceramic type is recommended. Every effort should be made to minimize stray capacitance associated with $\mathrm{C}_{1}$. It should be mounted as close to the VFC320 as possible. Figure 8 shows pulse width and full scale frequency for various values of $C_{1}$ at $D_{F S}=25 \%$.


FIGURE 8. Output Pulse Width $\left(\mathrm{D}_{\mathrm{FS}}=0.25\right)$ and Full Scale Frequency vs External One-shot Capacitance.

Integrating Capacitor, $\mathrm{C}_{2}$
Since $C_{2}$ does not occur in the $V / F$ transfer function equation (9), its tolerance and temperature stability are not important; however, leakage current in $\mathrm{C}_{2}$ causes a gain error. A ceramic type is sufficient for most applications. The value of $\mathrm{C}_{2}$ determines the amplitude of Vour. Input amplifier saturation, noise levels for the comparators and slew rate limiting of the integrator
determine a range of acceptable values,

$$
\mathrm{C}_{2}(\mu \mathrm{~F})=\left\{\begin{array}{l}
100 / \mathrm{f}_{\mathrm{FS}} ; \text { if } \mathrm{f}_{\mathrm{FS}} \leqslant 100 \mathrm{kHz}  \tag{13}\\
0.001 ; \text { if } 100 \mathrm{kHz}<\mathrm{f}_{\mathrm{FS}} \leqslant 500 \mathrm{kHz} \\
0.0005 ; \text { if } \mathrm{f}_{\mathrm{FS}}>500 \mathrm{kHz}
\end{array}\right.
$$

Output Pull Up Resistor $\mathrm{R}_{2}$.
The open collector output can sink up to 8 mA and still be TTL-compatible. Select $R_{2}$ according to this equation:

$$
\mathrm{R}_{2} \min (\Omega)=\mathrm{V}_{\text {PULLLUP }} /\left(8 \mathrm{~mA}-\mathrm{i}_{\text {L.OAD }}\right)
$$

A $10 \%$ carbon film resistor is suitable for use as $R_{2}$.
Trimming Components $\mathbf{R}_{3}, \mathbf{R}_{4}, \mathbf{R}_{5}$
$R_{5}$ nulls the offset voltage of the input amplifier. It should have a series resistance between $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ and a temperature coefficient less than $100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. $\mathrm{R}_{4}$ can bea $10 \%$ carbon film resistor with a value of $10 \mathrm{M} \Omega$.
$R_{3}$ nulls the gain errors of the converter and compensates for intitial tolerances of $R_{1}$ and $C_{1}$. Its total resistance should be at least $20 \%$ of $R_{1}$, if $R_{1}$ is selected $10 \%$ low. Its temperature coefficient should be no greater than five times that of $R_{1}$, to maintain a low drift of the $R_{3}-R_{1}$ series combination.

## OFFSET AND GAIN ADJUSTMENT PROCEDURES

To null errors to zero, follow this procedure:

1. Apply an input voltage that should produce an output frequency of $0.001 \times$ full scale.
2. Adjust $R_{s}$ for proper output.
3. Apply the full scale input voltage.
4. Adjust $R_{3}$ for proper output.
5. Repeat steps 1 through 4.

If nulling is unnecessary for the application, delete $R_{4}$ and $R_{5}$, and replace $R_{3}$ with a short circuit.

## POWER SUPPLY CONSIDERATIONS

The power supply rejection ratio of the VFC320 is $0.015 \%$ of FSR/\% max. To maintain $\pm 0.015 \%$ conversion, power supplies which are stable to within $\pm 1 \%$ are recommeded. These supplies should be bypassed as close as possible to the converter with $0.01 \mu \mathrm{~F}$ capacitors. Internal circuitry causes some current to flow in the common connection (pin 11 on DIP package). Current flowing into the four pin (logic sink current) will also contribute to this current. It is advisable to separate this common lead ground from the analog ground associated with the integrator input to avoid errors produced by these currents flowing through any ground return impedance.

## DESIGN EXAMPLE

Given a full scale input of +10 V , select the values of $R_{1}$, $R_{2}, R_{3}, C_{1}$, and $C_{2}$ for a $25 \%$ duty cycle at 100 kHz maximum operation into one TTL load. See Figure 6.
Selecting $\mathrm{C}_{1}\left(\mathrm{D}_{\mathrm{Fs}}=0.25\right)$

$$
\begin{aligned}
\mathrm{C}_{1} & =\left[\left(33 \times 10^{6}\right) / \mathrm{f}_{\mathrm{MAX}}\right]-15 & & {\left[\left(66 \times 10^{6}\right) / \mathrm{f}_{\mathrm{MAX}}\right]-15 } \\
& =\left[\left(33 \times 10^{6}\right) / 100 \mathrm{kHz}\right]-15 & & \\
& =315 \mathrm{pF} & &
\end{aligned}
$$

Choose a 300 pF NPO ceramic capacitor with $1 \%$ to $10 \%$ tolerance.

Selecting $\mathrm{R}_{1}$ and $\mathrm{R}_{3}\left(\mathrm{D}_{\mathrm{Fs}}=0.25\right)$

$$
\begin{aligned}
R_{1}+R_{3} & =V_{\text {IN }} \max / 0.25 \mathrm{~mA} & & V_{\text {IN }} \max / 0.5 \mathrm{~mA} \\
& =10 \mathrm{~V} / 0.25 \mathrm{~mA} & & \text { if } D_{\mathrm{FS}}=0.5
\end{aligned}
$$

Choose $32.4 \mathrm{k} \Omega$ metal film resistor with $1 \%$ tolerance and $R_{3}=10 \mathrm{k} \Omega$ cermet potentiometer.

$$
\begin{aligned}
& \text { Selecting } \frac{C_{2}}{C_{2}}=10^{2} / \mathrm{F}_{\mathrm{max}} \\
& \\
& =10^{2} / 100 \mathrm{kHz} \\
& \\
& =0.001 \mu \mathrm{~F}
\end{aligned}
$$

Choose a $0.001 \mu \mathrm{~F}$ capacitor with $\pm 5 \%$ tolerance.

## Selecting $\mathbf{R}_{2}$

$$
\begin{aligned}
\mathrm{R}_{2} & =\mathrm{V}_{\text {PULLUUP }} /\left(8 \mathrm{~mA}-\mathrm{i}_{\text {LOAD }}\right) \\
& =5 \mathrm{~V} /(8 \mathrm{~mA}-1.6 \mathrm{~mA}), \text { one TTL-load }=1.6 \mathrm{~mA} \\
& =781 \Omega
\end{aligned}
$$

Choose a $750 \Omega$ 1/4-watt carbon compensation resistor with $\pm 5 \%$ tolerance.

## FREQUENCY-TO-VOLTAGE CONVERSION

To operate the VFC320 as a frequency-to-voltage converter, connect the unit as shown in Figure 9. To interface with, TTL-logic, the input should be coupled through a capacitor, and the input to pin 10 biased near +2.5 V . The converter will detect the falling edges of the input pulse train as the voltage at pin 10 crosses zero. Choose $C_{3}$ to make $t=0.1$ (see Figure 9). For input signals with amplitudes less than 5 V , pin 10 should be biased closer to zero, to insure that the input signal at pin 10 crosses the zero threshold. Errors are nulled following the procedure given on this page, using $0.001 \times$ full scale frequency to null offset, and full scale frequency to null the gain error. Use equations from $V / F$ calculations to find $R_{1}, R_{3}, R_{4}, R_{5}, C_{1}$ and $C_{2}$.


FIGURE 9. Connection Diagram for F/V Conversion.

## TYPICAL APPLICATIONS

Excellent linearity, wide dynamic range, and compatible TTL, DTL, and CMOS digital output make the VFC320 ideal for a variety of VFC applications. High accuracy allows the VFC320 to be used where absolute or exact
readings must be made. It is also suitable for systems requiring high resolution up to 14 bits.
Figures 10-14 show typical applications of the VFC320.


FIGURE 10. Inexpensive A/D with Two-Wire Digital Transmission Over Twisted Pair.


FIGURE 11. Inexpensive Digital Panel Meter.


FIGURE 12. Remote Transducer Readout via Fiber Optic Link (analog and digital output).


FIGURE 13. Bipolar input is accomplished by offsetting the input to the VFC with a reference voltage. Accurately matched resistors in the REF101 provide a stable half-scale output frequency at zero volts input.


FIGURE 14. Absolute value circuit with the VFC320. Op amp, $D_{1}$ and $Q_{1}$ (its base-emitter junction functioning as a diode) provide fullwave rectification of bipolar input voltages. VFC output frequency is proportional to $\left|e_{1}\right|$. The sign bit output provides indication of the input polarity.


## DATA ACQUISITION COMPONENTS

If your system requires data acquisition and conversion, you may want to consider one of our system data modules (SDM). These products contain a multiplexer, A/D converter, and timing and control logic, with instrumentation amplifiers and sample/hold circuits also available.
As with all Burr-Brown conversion products, these units are designed to provide a total solution. They are very popular in applications requiring rapid design turnaround because they offer a fully optimized analog circuit layout. Typical applications include industrial measurement and control (such as process monitoring), test equipment, and any other application requiring total guaranteed performance with a minimum of utilized space.

## DATA ACQUISITION COMPONENTS SELECTION GUIDE

The Selection Guide shows parameters for the high grade. Refer to the Product Data Sheet for a full selection of grades. Models shown in boldface are new products introduced since publication of the previous Burr-Brown IC Data Book.

| DATA ACQUISITION COMPONENTS |  |  |  |  |  |  | Boldface $=$ NEW |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Model | Channels Re | Resolution (Bits) | Linearity Error (\%FSR) | $\begin{gathered} \text { Input } \\ \text { Range (V) }{ }^{(1)} \end{gathered}$ | Throughput Rate (kHz) | Temp Range ${ }^{(2)}$ | Pkg ${ }^{(3)}$ | Page |
| SDM862 | 16 single ended | d 12 | $\pm 0.012$ | 10, 20 U/B | 33 | Com, Ind, Mil | LCC, PGA | 11-3 |
| SDM863 | 8 differential | 12 | $\pm 0.012$ | 10, 20 U/B | 33 | Com, Ind, Mil | LCC, PGA | 11-3 |
| SDM872 | 16 single ended | d 12 | $\pm 0.012$ | 10, 20 U/B | 50 | Com, Ind, Mil | LCC, PGA | 11-3 |
| SDM873 | 8 differential | 12 | $\pm 0.012$ | 10, 20 U/B | 50 | Com, Ind, Mil | LCC, PGA | 11-3 |

NOTES: (1) $U / B$ indicates the input voltage range for the model: $U=$ unipolar, $B=$ bipolar. (2) Temperature Range: Com $=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, Ind $=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, Mil $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (3) $\mathrm{LCC}=$ Hermetic $0.95^{\prime \prime}$ (typ) square Leadless Chip Carrier, PGA = Hermetic 1.1" (typ) square Pin Grid Array.

MODELS STILL AVAILABLE BUT NOT FEATURED IN THIS BOOK
SDM854AG
SDM854BG
SDM856JG
SDM856KG
SDM857JG
SDM857KG

## 16 Single Ended/8 Differential Input 12-BIT DATA ACQUISITION SYSTEMS

## FEATURES

- COMPLETE 12-BIT DATA ACQUISITION SYSTEM IN a MINIATURE PACKAGE
- INPUT RANGES SELECTABLE FOR UNIPOLAR OR BIPOLAR OPERATION
- THROUGHPUT RATES: $862 / 3 \quad \underline{872 / 3}$

8-BIT ACCURACY: 45 kHz 67 kHz
12-BIT ACCURACY: 33 kHz 50 kHz

- SELECTABLE GAINS OF 1, 10, AND 100
- FULL MICROPROCESSOR COMPATIBLE INTERFACE
- GUARANTEED NO MISSING CODES OVER TEMPERATURE
- SURFACE-MOUNT OR PIN GRID ARRAY PACKAGE OPTIONS
- FULL SPECIFICATION OVER THREE TEMPERATURE RANGES:

0 TO $+70^{\circ} \mathrm{C}$
$-25 \mathrm{TO}+85^{\circ} \mathrm{C}$
$-55 \mathrm{TO}+125^{\circ} \mathrm{C}$

## DESCRIPTION

| 16 Single-Ended Inputs: | SDM862 | SDM872 |
| :--- | :--- | :--- |
| 8 Differential Inputs: | SDM863 | SDM873 |
| 33kHz Throughput Rate: | SDM862 | SDM863 |
| 50 kHz Throughput Rate: | SDM872 | SDM873 |

The SDM components are complete, pin-compatible, data acquisition systems housed in a hermetically sealed 1 "-square leadless chip carrier or a 1.1 "-square pin grid array. The small package outlines and low power consumption provide an ideal data acquisition solution when space is at a premium.
The devices comprise of an input multiplexer, instrumentation amplifier with selectable gains, sample/ hold amplifier and A/D converter with microprocessor interface and three-state buffers.
The SDM family will accept unipolar or bipolar voltage inputs in the range 0 to $+10 \mathrm{~V}, \pm 5 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$. For low-level signals, jumper-selectable gains of 10 or 100 can be applied. The number of input channels can be expanded by the addition of multiplexers. System integration is simplified by the microprocessor interface and the facility of the sample/hold amplifier being controlled directly by the $A / D$ converter.


## SPECIFICATIONS

## ELECTRICAL

At $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$, external sample/hold capacitor of 4700 pF . All grades are burned-in at $+125^{\circ} \mathrm{C}$ for 48 hours min

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \& \multicolumn{3}{|c|}{SDM862/863/872/873 J, A, R} \& \multicolumn{3}{|c|}{SDM862/863/872/873 K, B, S} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline RESOLUTION \& \& \& 12 \& \& \& * \& BITS \\
\hline \multicolumn{8}{|l|}{INPUT} \\
\hline \begin{tabular}{l}
ANALOG \\
Voltage Ranges. Bipolar Unipolar \\
Input Impedance: On Channel \\
Off Channel \\
Input Capacitance: On Channel \\
Off Channel \\
CMRR (20VDC to 1 kHz ) \\
Crosstalk (20Vp-p, 1 kHz\()^{(1)}\) \\
Feedthrough (at 1 kHz\()^{(1)}\) \\
Offset (channel to channel) \(\mathrm{G}=1^{\text {(2) }}\) \\
Input Bias Current/Channel \\
Input Voltage Range \({ }^{(3)}\) \\
DIGITAL \\
MUX Input Channel Select. Logic '1' (2V) Logic '0' (0.8V) \\
S/H Command: Logic '1' (2V) \\
Logic '0' (08V) \\
ADC Section: Logic '1' (2.4V) \\
Logic '0' ( 0.8 V )
\end{tabular} \& 80

+10

-10 \& \[
$$
\begin{gathered}
10^{10} \\
10^{10} \\
20 \\
20 \\
85 \\
-85 \\
-85 \\
30 \\
1 \\
+11 \\
-15 \\
5 \\
5 \\
02 \\
5
\end{gathered}
$$

\] \& | $\begin{gathered} -80 \\ -80 \\ 100 \\ 5 \end{gathered}$ |
| :--- |
| 30 |
| 30 |
| 30 |
| 10 |
| 10 | \& * \&  \& * \& | v |
| :--- |
| V |
| $\Omega$ |
| $\Omega$ |
| pF |
| pF |
| dB |
| dB |
| dB |
| $\mu \mathrm{V}$ |
| nA |
| V |
| V |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| nA |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ |
| $\mu \mathrm{A}$ | <br>

\hline \multicolumn{8}{|l|}{TRANSFER CHARACTERISTICS} <br>

\hline | ACCURACY |
| :--- |
| Integral Linearity ${ }^{(4)}$ |
| Differential Linearity ${ }^{(4)}$ |
| Gain Error $\text { (5). } \begin{aligned} \mathrm{G} & =1 \\ : G & =100 \end{aligned}$ |
| Unipolar Offset Error ${ }^{(5)}$ |
| Bipolar Offset Error ${ }^{(5)}$ |
| Noise Error |
| (Measured at S/H Output) $\mathrm{G}=1$ |
| Droop Rate |
| Temperature Coefficients. |
| Unipolar Offset |
| Bipolar Offset |
| Full-scale Calibration | \& \& 0.7

0.9
16
50
0.5

50 \& $$
\begin{gathered}
\pm 0.024 \\
\pm 0.024 \\
\\
\\
\\
1 \\
500 \\
\\
20 \\
30 \\
60
\end{gathered}
$$ \& \&  \& \[

$$
\begin{aligned}
& \pm 0.012 \\
& \pm 0.012
\end{aligned}
$$

\] \& \[

$$
\begin{gathered}
\% \text { FSR } \\
\% \text { FSR } \\
\% \\
\% \\
\mathrm{mV} \\
\mathrm{mV} \\
\mathrm{mVp-p} \\
\mu \mathrm{~V} / \mathrm{ms} \\
\\
\mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\
\mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C}
\end{gathered}
$$
\] <br>

\hline
\end{tabular}

## SPECIFICATIONS

## ELECTRICAL

At $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$, external sample/hold capacitor of 4700 pF

| 1 | SDM862/863/872/873 J, A, R |  |  | SDM862/863/872/873 K, B, S |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| SYSTEM TIMINGS |  |  |  |  |  |  |  |
| ADC Conversion Time SDM862/SDM863 SDM872/SDM873 <br> S/H Aperture Delay <br> S/H Aperture Uncertainty | $\begin{gathered} 15 \\ 9 \end{gathered}$ | $\begin{gathered} 20 \\ 12 \\ 50 \\ 2 \end{gathered}$ | $\begin{aligned} & 25 \\ & 15 \end{aligned}$ |  | * | * | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> ns <br> ns |
| TIMING |  |  |  |  |  |  |  |
| Acquisition Time <br> (to $001 \%$ of final value for full scale step) <br> Throughput (Serial Mode) <br> SDM862/SDM863 <br> SDM872/SDM873 <br> (Overlap Mode) <br> SDM862/SDM863 <br> SDM872/SDM873 |  | 5 | $\begin{aligned} & 22 \\ & 28 \\ & 33 \\ & 50 \end{aligned}$ |  | * |  | $\begin{aligned} & \mu \mathrm{s} \\ & \\ & \\ & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \\ & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| MULTIPLEXER ${ }^{(6)}$ <br> Switching time (between channels) <br> Settling tıme ( 10 V step to $002 \%$ ) <br> Enable tıme 'ON' <br> 'OFF' <br> INSTRUMENTATION AMPLIFIER ${ }^{(6)}$ <br> Settling time (20V step to $001 \%$ ) $\begin{aligned} & G=1 \\ & G=10 \\ & G=100 \end{aligned}$ <br> Slew rate <br> S/H AMPLIFIER ${ }^{(6)}$ <br> Acquisition time ( 10 V step to $001 \%$ ) <br> Aperture delay <br> Hold mode settling tıme <br> Slew rate | 12 | $\begin{gathered} +15 \\ 25 \\ 1 \\ 025 \\ \\ 5 \\ 3 \\ 4 \\ 17 \\ \\ 5 \\ 50 \\ 15 \\ 10 \end{gathered}$ | $\begin{gathered} 2 \\ 05 \\ \\ 125 \\ 75 \\ 75 \end{gathered}$ | * |  | * | $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $\mu \mathrm{S}$ <br> $V / \mu S$ <br> $\mu \mathrm{S}$ <br> nS <br> $\mu \mathrm{S}$ <br> $V / \mu \mathrm{S}$ |
| OUTPUT |  |  |  |  |  |  |  |
| DIGITAL DATA <br> Output Codes Unıpolar Bipolar <br> Logic Levels Logic $0($ sink $=16 \mathrm{~mA})$ <br> Logic 1 (source $=500 \mu \mathrm{~A})$ <br> Leakage (Data Bits Only), Hıgh-Z State | $\begin{gathered} +24 \\ -5 \end{gathered}$ | 01 | Unipolar Str Bipolar O +0 4 $+5$ | ary (U y (BOB) | * | * | $\begin{gathered} V \\ V \\ \mu A \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |
| $\begin{gathered} \text { Rated Voltage. Analog ( } \pm \mathrm{V} \mathrm{cc}) \\ \text { Dıgital (VDD) } \\ \text { Supply Draın }+15 \mathrm{~V} \\ -15 \mathrm{~V} \\ +5 \mathrm{~V} \end{gathered}$ <br> Power Dissipation | $\begin{gathered} 1425 \\ 475 \end{gathered}$ | $\begin{gathered} 15 \\ 5 \\ 28 \\ 36 \\ 8 \\ 1 \end{gathered}$ | $\begin{gathered} 1575 \\ 525 \\ 40 \\ 45 \\ 15 \\ 14 \end{gathered}$ |  |  |  | VDC <br> VDC <br> mA <br> mA <br> mA <br> W |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |
| Operatıng Temperature Range JH, KH/JL, KL <br> AH, BH/AL, BL RH, SH/RL, SL <br> Storage Temperature Range | $\begin{gathered} 0 \\ -25 \\ -55 \\ -65 \end{gathered}$ |  | $\begin{gathered} 70 \\ +85 \\ +125 \\ +150 \end{gathered}$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

* Specification same as SDM862/863/872/873J, A, R grades

NOTES (1) Measured at the sample and hold output (2) Measured with all input channels grounded. (3) The range of voltage on any input with respect to common over which accuracy and leakage current is guaranteed (4) Applicable over full operating temperature range NO MISSING CODES GUARANTEED OVER TEMPERATURE RANGE (5) Adjustable to zero using external potentıometer or select-on-test resistor (6) Specifications are at $+25^{\circ} \mathrm{C}$ and measured at $50 \%$ level of transition

DIGITAL TIMING

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| thec | CE Pulse width | 50 | 30 |  | nS |
| tssc | $\overline{C S}$ to CE setup | 50 | 20 |  | nS |
| thsc | CS low during CE high | 50 | 20 |  | nS |
| tsrc | R/C to CE setup | 50 | 0 |  | nS |
| thre | R/C low during CE high | 50 | 20 |  | nS |
| tsac | Byte select to CE setup . | 0 | 0 |  | nS |
| thac | Byte selected valid during CE high | 50 | 20 |  | nS |
| tc 86X | Conversion time. 12 bit cycle | 15 | 20 | 25 | $\mu \mathrm{S}$ |
|  | 8 bit cycle | 10 | 13 | 17 | $\mu \mathrm{S}$ |
| tc 87 X | Conversion time 12 bit cycle | $9$ | 12 | 15 | $\mu \mathrm{S}$ |
|  | 8 bit cycle | 6 |  |  | $\mu \mathrm{S}$ |
|  |  |  |  |  |  |
| thd | Data valid after CE low | 25 | 35 |  | ns |
| thl | Output float delay |  | 100 | 150 | nS |
| tssr | CS to CE setup | 50 | 0 |  | nS |
| tsrr | R/C ${ }^{\text {co }}$ to CE setup | 0 | 0 |  | nS |
| tsar | Byte select to CE setup | 50 | 25 |  | nS |
| thsr | CS valid after CE low | 0 | 0 |  | nS |
| thrr | R/C̄ high after CE low | 0 | 0 |  | nS |
| thar | Byte select valid after CE low | 50 | 25 |  | nS |
| ths 86X | Status delay after data valid | 300 | 500 | 1000 | nS |
| ths 87X | Status delay after data valid | 100 | 300 | 600 | nS |



PIN CONFIGURATIONS


## ABSOLUTE MAXIMUM RATINGS

| $+V C C$ TO ACOM | -05 V TO +16 V | ANALOG INPUT SIGNAL RANGE | $.+V C C+20 \mathrm{~V}$ TO $-\mathrm{VCC}-20 \mathrm{~V}$ |
| :--- | :--- | :--- | ---: |
| -VCC TO ACOM | +05 V TO -16 V | DIGITAL INPUT SIGNAL | -05 V TO +VDD |
| +VDD TO DCOM | -05 V TO +55 V | ACOM TODCOM | $\pm 1 \mathrm{~V}$ |


| PIN DESIGNATION | DEFINITION | COMMENTS $\quad$ SDM8X2 = SDM862 or SDM872 |
| :---: | :---: | :---: |
| CHO to CH 15 <br> CHO to CH7 (,+- ) <br> (PINS 40 to 47, 54 to 61) | Channel Inputs | Analog Inputs (Total 16) for single-ended and differential operation. Unused inputs must be connected to analog common. |
| MUX OUT+/AMP IN+ (PIN 65) | MULTIPLEXER "HI" OUTPUT | On the SDM8X2 this is the multiplexer output. On the SDM8X3 it is the output of the positive selected inputs. It is connected internally to the positive input of the instrumentation amplifier. |
| MUXOUT (PIN 67) | MULTIPLEXER "LO" OUTPUT | This pin is used on the SDM8X3 only. It should be connected to the negative input of the instrumentation amplifier. |
| AMPIN (PIN 66) | Negative Input of Instrumentation Amplifier | On the SDM8X2 this should be connected to analog common On the SDM8X3 it should be connected to Muxout-(Pin 67). |
| AMPOUT (PIN 1) | Output of instrumentation amplifier | This pin should be connected to the input of the S/H amplifier (Pin 39). |
| AMP SENSE (PIN 68) | Output sense line of instrumentation amplifier. | This pin will normally be connected direct to AMP OUT (Pin 1). |
| AMP REF (PIN 2) | Reference for amplifier output | This pin will normally be connected to analog common. Care should be taken to minimize tracking and contact resistance to analog common to optimize system accuracy. |
| S/H OUT (PINS 35/37) | Output of sample/hold amplifier | Two pins are provided to facilitate a guard ring around the hold capacitor pin. These pins should be connected to either ADC in (20V) or ADC in (10V) depending on the desired range. |
| HOLD CAP (PIN 36) | Connection for hold capacitor on S/H amplifier | The tracking to the hold capacitor should be as short as possible and a guard ring employed using Pins 35 and 37. |
| ADC IN (20V); ADC IN (10V) (PINS 21, 22) | Inputs to A/D converter | Connect to S/H amplifier output. Use appropriate Pin for desired range. |
| RG, G10, G100 <br> (PINS 62, 63, 64) | Gain setting Pins on instrumentation amplifier | For Gain $=1$, no connections. For Gain $=10$, connect $G 10$ to RG. <br> For Gain $=100$, connect G100 to RG. |
| REF OUT (PIN 26) | 10V Reference voltage | This is the reference voltage for the A/D converter. |
| REF IN, BIP OFF (PINS 24, 23) | Reference input and offset input to A/D converter | Connect trim potentiometers (or select-on-test resistors) to these pins for unipolar or bipolar operation as shown in Figures 12, 13. |
| S/H IN (PIN 39) | Input to sample/hold amplifier | Connect to amp out (Pin 1). |
| MUX ENABLE (PIN 48) | Multiplex enable/disable | Logic ' 1 ' on this pin will enable a selected channel on the internal multiplexer. Logic '0' de-selects all channels. |
| MUX ADD0 to MUX ADD3 (PINS 49 to 52) | Address inputs for channel selection | These address lines select a particular channel as specified in Figure 24. |
| S/H CONT (PIN 33) | Track/Hold control on S/H amplifier | Logic ' 1 ' holds an analog value for conversion by the A/D converter. This line may be controlled by the status (Pin 6) of the converter to simplify external timing control. |
| S/H COM (PIN 34) | Reference for S/H logic control | Connect to digital common |
| D0 to D11 (PINS 7 to 18) | 3-state digital outputs | The 12- or 8-bit result of a conversion is available as output on these pins (D0-LSB, D11-MSB). |
| STATUS (PIN 6) | Status of A/D conversion | This output is at logic ' 1 ' while the internal A/D converter is carrying out a conversion. This pin may be used to directly control the S/H amplifier. |
| CE (PIN 28) | Chip enable | This input must be at logic ' 1 ' to either initiate a conversion or read output data (see Figures 10, 17, 18, 19, 20). |
| $\overline{\mathbf{C S}}$ (PIN 31) | Chip select | This input must be at logic ' 0 ' to either initiate a conversion or read output data (see Figures 10, 17, 18, 19, 20). |
| R/C̄ (PIN 29) | Read/convert | Data can be read when this pin is logic ' 1 ' or a conversion can be initiated when this pin is logic ' 0 '. This pin is typically connected to the $R / \bar{W}$ control line of a microprocessor-based system (see Figures 10, 17, 18, 19, 20). |
| DATA MODE (PIN 30) | Select 12 or 8 Bit Data | When data mode is at logic ' 1 ' all 12 output data bits are enabled simultaneously. When data mode is at logic ' 0 ' MSBs and LSBs are controlled by byte select (Pin 32). |
| BYTE SELECT (PIN 32) | Byte address, short cycle | When reading output data, byte select at logic ' 0 ' enables the 8 MSBs. Byte select at logic ' 1 ' enables the 4 LSBs. The 4 LSBs can therefore be connected to four of the MSB lines for inter-connection to an 8-bit bus. In start convert mode, logic ' 0 ' enables a 12 -bit conversion while logic ' 1 ' will short cycle the conversion to 8 bits (see Figure 10). |
| +15V(1), +15V(2)(PINS 3, 27) | Power Supply | Connect to +15V supply using decoupling as indicated in Figures 15, 16. |
| -15V(1), -15V(2)(PINS 4, 20) | Power Supply | Connect to -15 V supply using decoupling as indicated in Figures 15, 16. |
| ACOM(2) (PIN 25) | Analog common | Analog common connection. Note that a common (including digital .common) should be connected together at one point close to the device |
| DCOM (1) (PIN 53) | Reference for Mux logic control. | Connect to digital common. |
| +5V (PIN 5) | Logic power supply | Connect to +5 V digital supply line with decoupling as in Figures 15, 16. |
| DCOM(2) (PIN 19) | Reference for A/D converter control lines | Connect to S/H common at one point close to device. |
| NC (PIN 38) | No internal connection |  |

## SYSTEM DESCRIPTION

The SDM comprises four circuit elements-an inputprotected multiplexer, an instrumentation amplifier, a sample/hold amplifier, and an analog-to-digital converter.

## INSTALLATION

## MULTIPLEXER

The SDM family has a choice of input multiplexers (MUX).

$$
\begin{aligned}
& \text { SDM862 and SDM872: } \quad 16 \text { single-ended inputs } \\
& \text { SDM863 and SDM873: } \quad 8 \text { differential inputs }
\end{aligned}
$$

The select inputs are designed for use with TTL and CMOS logic levels and do not require pull-up resistors to ensure break-before-make operation.
On all models, the analog inputs may be expanded using the enable control. See Figure 1. When the enable is at a logic " 0 ," the internal MUX is disabled, allowing additional multiplexers to be connected in parallel. The


FIGURE 1. External Multiplexer Connections for Differential and Single-Ended Operation.
limiting factor for the number of additional multiplexers is the cumulative effect of leakage current flowing in the signal source impedance, causing offset errors.
Differential inputs will generally eliminate the noise associated wtih common system grounds, but care must be taken to ensure that neither of the differential inputs exceed the maximum input range. Otherwise, signal distortion will result. A return path for the input bias currents must always be provided. This prevents the charging of stray capacitances in applications using floating sources, such as transformers and thermocouples. Multiplexer inputs are protected from overvoltage, as indicated in the electrical specifications, and should be current limited to 25 mA . To avoid signal distortion on the selected channel, MUX inputs that are not selected should have their input voltages limited to between $-V_{C C}$ and $+V_{C C}-4 V$, as voltages outside of these values can turn on the non-selected channel. A graph of this characteristic is shown in Figure 2 with a possible circuit solution where it is known that the input voltages will exceed the above values.


FIGURE 2. MUX Inputs With Limited Input Voltages and Possible Circuit Solution for Non-limited Cases.

Where high-speed operation is required and channels require rapid sampling, then it is important to buffer the inputs against the effect of current sharing between the MUX output capacitance and the input filter capacitance. See Figure 3.


FIGURE 3. Filter and MUX Capacitance.
All data acquisition systems using a MUX require consideration of the errors that may be introduced by MUX output capacitance. The applications information explains this more fully in the input filtering section.
Shown in Figure 4 is an application that demonstrates the flexibility of signal conditioning and gives the opportunity to use a higher bandwidth filter. Diodes shown are low leakage types (1na). The low output impedance of the


FIGURE 4. Example Application Illustrating Flexible Signal Conditioning.
amplifiers reduces the time taken to charge MUX capacitance $\mathrm{C}_{\mathrm{M}}$.

## INSTRUMENT AMPLIFIER

The instrument amplifier (INA) presents a very high input impedance to the signal source, eliminating gain errors introduced by voltage divider action between the source output imped ance and SDM input impedance. Where the differential models are used, the INA performs the differential to single-ended conversion required to drive the sample/hold amplifier. Gains may be set by using external jumpers, to values of 1 (no jumper), 10 and 100 . For gains other than these presets, the following formula may be used to find an external resistor value to add in series with the $\mathrm{G}=10$ or $\mathrm{G}=100$ jumpers.
$R_{\text {ext }}=\frac{40 \mathrm{~K} \Omega}{\mathrm{G}-1}-\mathrm{Ri}^{\text {Where } \mathrm{Ri}=4444 \Omega, \mathrm{G}=10 \text { input. }} \begin{array}{r}404 \Omega, \mathrm{G}=100 \text { input. }\end{array}$
It should be noted that the internal gain set resistors have $\mathrm{a} \pm 20 \%$ tolerance and $\pm 20 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ drift.


FIGURE 5. Use External Gain Set Resistor.
Where it is necessary to keep the input amplifiers from saturating or increasing the overall gain, then the gain of the output amplifier can be increased from unity by using the circuit in Figure 6.


FIGURE 6. Increasing Output Amplifier Gain.

The values of the resistors in Figure 6 are in the following table.

| O/P gain | $R_{1} \& \mathbf{R}_{3}$ ohms | $\mathbf{R}_{\mathbf{2}}$ ohms |
| :---: | :---: | :---: |
| 2 | 1200 | 2740 |
| 5 | 1000 | 511 |
| 10 | 1500 | 340 |

Matching of $R_{1}$ and $R_{3}$ is required to maintain high common mode rejection (CMR), $\mathrm{R}_{2}$ sets the gain and may be varied without effect on CMR.
To ensure that the effects of temperature are minimized when altering the gain with external components, it is very important to use low tempco resistors. When connecting the output sense, ensure that series resistance is minimized because resistance present will degrade CMR.


FIGURE 7. Typical INA Settling Time and CMR.
Some applications may require programmable gains. This may be realized with Figure 8.


FIGURE 8. Setting Programmable Gains.

## SAMPLE/HOLD AMPLIFIER

The Sample/Hold amplifier ( $\mathbf{S} / \mathrm{H}$ ) is used to track the incoming signal and "hold" the required instantaneous value so that it does not change while the ADC is carrying out its conversion. Timing for the $\mathrm{S} / \mathrm{H}$ may be derived from the STATUS output of the ADC, with care being taken to comply with the SDM timing considerations.
Capacitors with high insulation resistance and low dielectric absorption such as Teflon ${ }^{\text {m }}$, polystyrene or polypropylene should be used as storage elements. (Polystyrene should not be used above $+80^{\circ} \mathrm{C}$.) Teflon ${ }^{\text {™ }}$ is recommended for high temperature operation. Care should be taken in the printed circuit layout to minimize stray capacitance and leakage currents from the capacitor to minimize charge offset and droop errors. The use of a guard ring driven by the $\mathrm{S} / \mathrm{H}$ output around the pin connecting to the hold capacitor is recommended. (Refer to the application board layout for an example of this.)
The value of the external hold capacitor determines the droop rate, charge offset and acquisition time of the $\mathrm{S} / \mathrm{H}$, Figure 9. Droop rate for the SDM is specified with a hold capacitor value of 4700 pf . There is a trade-off between acquisition time and droop rate, as the hold capacitor is increased in value it takes longer to charge, and hence there is a corresponding increase in acquisition time and reduction in droop rate. The droop rate is determined by the amount of leakage present in the SDM, board leakage and the dielectric absorption of the hold capacitance. The hold capacitor is also a compensation element for the $\mathrm{S} / \mathrm{H}$ and should not be reduced below 2 nf for good stability. The offset error in sample mode is not affected by the hold capacitor. However, during the transition to hold mode there is approximately 5 pC of charge injected into the hold capacitor, causing an offset error that has been nulled for use with a 5 nf hold capacitor. Any other value for the hold capacitor will cause a minor but fixed hold mode offset to be introduced, and is proportional to the change in value from 5 nf . Therefore the SDM should be offset nulled with the $\mathrm{S} / \mathrm{H}$ in hold mode.


FIGURE 9. Acquisition Time vs. Hold Capacitance for a 10 V Step Settling to $\pm 10 \mathrm{mV}$ of Final Value.

## ANALOG-TO-DIGITAL CONVERTER

This circuit element converts the analog voltage presented by the sample/hold amplifier to a digital number in binary format under control of the digital signals detailed in Figure 10. The converter can convert unipolar and bipolar signals in the range 10 V and 20 V . It can be calibrated to remove gain and offset errors from the entire system. The converter contains its own clock, voltage reference, and microprocessor interface with 3 -state outputs. The converter will normally be used to digitize signals to 12 -bit resolution, but it can be short-cycled to provide 8 -bit resolution at higher speed. The digital output is compatible with 8 - or 16-bit data buses, the data format being selected by control signals as detailed in Figure 10.

| CE | CS | R/C | DATA <br> MODE | $\begin{aligned} & \text { BYTE } \\ & \text { SELECT } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | $X$ | $X$ | None |
| X | 1 | X | $x$ | X | None |
| 1 | 0 | 0 | $x$ | 0 | Initiate 12-bit conversion |
| 1 | 0 | 0 | $x$ | 1 | Initiate 8-bit conversion |
| 1 | $\dagger$ | 0 | $x$ | 0 | Initiate 12-bit conversion |
| 1 | 1 | 0 | $x$ | 1 | Initiate 8-bit conversion |
| 1 | 0 | 1 | $x$ | 0 | Initiate 12-bit conversion |
| 1 | 0 | 1 | $X$ | 1 | Initiate 8-bit conversion |
| 1 | 0 | 1 | 1 | $x$ | Enable 12-bit output |
| 1 | 0 | 1 | 0 | 0 | Enable 8 MSBs only |
| 1 | 0 | 1 | 0 | 1 | Enable 4 LSBs plus 4 trating zeros |

FIGURE 10. Control Input Truth Table.

## OPERATING INSTRUCTIONS OPERATING MODES

The SDM can operate in one of two modes, namely serial and overlap, as shown in Figure 11. In serial mode, control of the device is such that a multiplexer channel X is first selected, time is then allowed for the instrumentation amplifier to settle, the sample/ hold amplifier is set to HOLD mode and finally a conversion is carried out. This procedure is then repeated for channel Y. Faster throughput can be obtained using overlap mode. While a conversion is being carried out by the ADC on a voltage from channel X held on the sample/hold, channel Y is selected and the multiplexer and instrumentation amplifier allowed to settle. In this way, the total throughput time is limited only by the sum of the sample/hold acquisition time and the ADC conversion time.

## CALIBRATION - UNIPOLAR

If adjustment of unipolar offset and gain are not required, then the gain set potentiometer in Figure 12 (Unipolar operation) may be replaced with a $50 \Omega, 1 \%$ metal film resistor, and the offset network replaced with a connection from pin 23 to ground.

## CALIBRATION - BIPOLAR

If adjustment of bipolar offset and gain are not required then the gain set and offset potentiometers in Figure 13
(Bipolar operation) may both be replaced with $50 \Omega, 1 \%$ metal film resistors.

## CALIBRATION - GENERAL

The input voltage ranges of the ADC are $0-10 \mathrm{~V}, \pm 5 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$. Calibration in all ranges is achieved by adjusting the offset and gain potentiometers (indicated in Figures 12 and 13) such that the 000 to 001 code transition takes place at $+1 / 2$ LSB from full-scale negative ( -FS ) and the FFE to FFF transition takes place at $-3 / 2 L S B$ from full-scale positive ( +FS ). The procedure is therefore to select the required range from Figure 14, apply the specified (-FS+1/2LSB) voltage to any selected input channel and adjust the offset potentiometer for the 000 to 001 transition. The ( + FS $3 / 2 \mathrm{LSB}$ ) voltage should then be applied to the same channel and the gain potentiometer adjusted for the FFE to FFF transition. The offset should always be made before the gain adjustment.

## GROUNDING, DECOUPLING AND LAYOUT CONSIDERATIONS

It should be noted that the multiplexer/instrumentation amplifier section and sample/hold plus ADC section of the SDM have separate power connections. This is to enable more flexible grounding techniques to be implemented, Figures 15, 16. It also facilitates the use of independent decoupling of the analog front-end power supply, and the ADC plus associated digital circuitry power supply if desired. In this way, a separately decoupled analog front-end can be made to be substantially more immune to power supply noise generated by the ADC circuitry than if the power supplies to the two sections were directly connected. This feature is important where low-level signals are in use or high input signal noise immunity is desired.
The output section has three grounds:
Pin 25 Analog Common, A/D Converter
Pin 34 S/H Amp digital input reference
Pin 19 Digital Common, A/D Converter
The input section has one ground:
Pin 53 Common for digital MUX-inputs and power supply decoupling.
All grounds have to be interconnected externally to the SDM, and it is recommended that all grounds are connected via one track to a single point as close as possible to the SDM. To check that the grounding structure is correct, the ground tracking should be sketched and a grounding "tree" should result whereby all grounds route to a central point.
In general, layout should be such that analog and digital tracks are separated as much as possible with coupling between analog and digital lines minimized by careful layout. For instance, if the lines must cross they should do so at right angles to each other. Parallel analog and digital lines should be separated from each other by a pattern connected to common.


FIGURE 11. Serial and Overlap Modes of Operation.


FIGURE 12. Unipolar Calibration.

| $\begin{gathered} \text { FULL-SCALE } \\ \text { RANGE } \\ \hline \end{gathered}$ | $\begin{gathered} 000 \text { TO } 001 \\ \text { TRANSITION VOLT. } \end{gathered}$ | FFE TO FFF TRANSITION VOLT. | $\begin{gathered} \text { 1LSB } \\ \text { EQUALS } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: |
| 0-10V | +00012V | +9 9963V | 244 mV |
| $\pm 5 \mathrm{~V}$ | -4 9988V | +49963V | 244 mV |
| $\pm 10 \mathrm{~V}$ | -99976V | +99927V | 488 mV |

FIGURE 14. Code Transition Ranges.


* $10 \mu \mathrm{~F}$ tantalum in parallel with 100 nF ceramic

FIGURE 15. Recommended Decoupling of Power Supplies.


FIGURE 16. Galvanic Isolation Between Analog and Digital Signals.

## CONTROLLING THE SDM

The Burr-Brown SDM family can be easily interfaced to most microprocessor systems, as shown in Figures 17-20.

The microprocessor may control each conversion, or the converter may operate in a stand-alone mode controlled only by the $\mathrm{R} / \overline{\mathrm{C}}$ input.


FIGURE 17. The SDM Connected to an Input/Output Port.


FIGURE 18. The SDM Connected to a 16 -Bit-BUS.


FIGURE 19. SDM on the Z80 BUS.


FIGURE 20. SDM on the 6502 BUS.

## STAND-ALONE OPERATION

The stand-alone mode is used in systems containing dedicated input ports which do not require full bus interface capability.
Control of the converter is accomplished by a single control line connected to $\mathrm{R} / \overline{\mathrm{C}}$. In this mode $\overline{\mathrm{CS}}$ and BYTE SELECT are connected to LOW and CE and DATA MODE are connected to HIGH. The output data are presented as 12 -bit words.
Conversion is initiated by a High-to-Low transition of $\mathrm{R} / \mathrm{C}$. The three-state data output buffers are enabled when $R / C$ is high and STATUS is low. Thus, there are two possible modes of operation; conversion can be initiated with either positive or negative pulses. In each case the $\mathrm{R} / \mathrm{C}$ pulse must remain low for a minimum of 50ns.
Figure 21 illustrates timing when conversion is initiated by an $\mathrm{R} / \overline{\mathrm{C}}$ pulse which goes low and returns to the high state during the conversion. In this case, the three-state outputs go to the high-impedance state in response to the falling edge of $R / \bar{C}$ and are enabled for external access of the data after completion of the conversion. Figure 22 illustrates the timing when conversion is initiated by a positive $\mathrm{R} / \overline{\mathrm{C}}$ pulse. In this mode the output data from the previous conversion is enabled during the positive portion of $R / \bar{C}$. A new conversion is started on the falling edge of $\mathrm{R} / \overline{\mathrm{C}}$, and the three-state outputs return to the high impedance state until the next occurence of a high $\mathrm{R} / \overline{\mathrm{C}}$ pulse. Table I lists timing specifications for stand-alone operation.


FIGURE 21. R/信 Pulse Low-Outputs Enabled After Conversion.


FIGURE 22. R/ $\overline{\mathbf{C}}$ Pulse High-Outputs Enabled Only Where $\mathrm{R} / \overline{\mathrm{C}}$ is High.

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {hrl }}$ | Low R/C Pulse Width | 50 |  |  | nS |
| tos | STS Delay from R/C |  |  | 200 | $n \mathrm{~S}$ |
| $t_{\text {HDR }}$ | Data Valıd After R/C Low | 25 |  |  | nS |
| $t_{\text {Hs }} 86 \mathrm{X}$ | STS Delay After Data Valıd | 300 | 500 | 1000 | nS |
| $\mathrm{t}_{\text {HS }} 87 \mathrm{X}$ |  | 100 | 300 | 600 | nS |
| thah toDR | High R/C Pulse Width Data Access Time | 150 |  | 150 | nS |

TABLE I. Stand-Alone Mode Timing.

## FULLY CONTROLLED OPERATION

## Conversion Length

Conversion length (8-bit or 12-bit) is determined by the state of the BYTE SELECT input, which is latched upon receipt of a conversion start transition. BYTE SELECT is latched because it is also involved in enabling the output buffers. No other control inputs are latched. If BYTE SELECT is latched high, the conversion continues for 8 bits. The full 12-bit conversion will occur if BYTE SELECT is low. If all 12 bits are read following an 8 -bit conversion, the 3LSBs (DB0-DB2) will be low (logic 0) and DB3 will be high (logic 1).

## Conversion Start

A conversion is initiated by a transition on any of three logic inputs (CE, $\overline{\mathrm{CS}}$, and $\mathrm{R} / \overline{\mathrm{C}}$ )-refer to Figure 10. The last of the three to reach the required state start the conversion and thus all three may be dynamically controlled. If necessary, they may change state simultaneously, and the nominal delay time is independent of which input actually starts the conversion. If it is desired that a particular input establish the actual start of conversion, the other two should be stable a minimum of 50 ns prior to the transition of that input. Timing relationships for start of conversion timing are illustrated in Conversion Cycle Timing of the Digital Specifications.
The STATUS output indicates the state of the converter by being high only during a conversion. During this time the three-state output buffers remain in a high-impedance state, and therefore, data is not valid. During this period additional transitions of the three control inputs will be ignored, so that conversion cannot be prematurely terminated or restarted. However, if BYTE SELECT changes state after the beginning of conversion, any additional start conversion transition will latch the new state of BYTE SELECT, possibly resulting in an incorrect conversion length ( 8 bit versus 12 bits) for that conversion.

## READING OUTPUT DATA

After conversion is initiated, the output data buffers remain in a high-impedance state until the following four conditions are met: $\mathrm{R} / \overline{\mathrm{C}}$ high, STATUS low, CE high, and $\overline{\mathrm{CS}}$ low. In this condition the data lines are enabled according to the state of the inputs DATA MODE and BYTE SELECT. See Read Cycle Timing for timing relationships and specification.
In most applications the DATA MODE input will be hardwired in either the high or low condition, although it is fully TTL- and CMOS-compatible and may be actively driven if desired. When DATA MODE is high, all 12
outputs lines (DB0-DB11) are enabled simultaneously for full data word transfer to a 12 -bit or 16 -bit bus and the state of the BYTE SELECT is ignored.
When DATA MODE is low, the data is presented in the form of two 8 -bit bytes, with selection of each byte by the state of BYTE SELECT during the read cycle.
The BYTE SELECT input is usually driven by the least significant bit of the address bus, allowing storage of the output data word in two consecutive memory locations.
When BYTE SELECT is low, the byte addressed contains the 8 MSBs. When BYTE SELECT is high, the byte addressed contains the 4LSBs from the conversion
followed by four zeros that have been forced by the control logic. The left-justified formats of the two 8 -bit bytes are shown in Figure 23. The design of the SDM guarantees that the BYTE SELECT input may be toggled at any time without damage to the output buffers occuring.
In the majority of applications, the read operation will be attempted only after the conversion is complete and the status output has gone low. In those situations requiring the fastest possible access to the data, the read may be started as much as ( $\mathrm{t}_{\mathrm{DD}}$ max $+\mathrm{t}_{\mathrm{HS}}$ max) before STATUS goes low. Refer to Read Cycle Timing for these timing relationships.

|  | Word 1 |  |  |  |  |  |  |  | Word 2 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Processor | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| SDM | DB11 | DB10 | DB9 | DB8 | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | 0 | 0 | 0 | 0 |

FIGURE 23. 12-Bit Data Format for 8-Bit Systems (connected as Figures 19 and 20).

## APPLICATIONS INFORMATION

For the engineer who wishes to evaluate the SDM family, Burr-Brown has designed printed circuit boards on a single 'Eurocard' (shown here for LCC only). These boards enable the design engineer to experiment with various accuracy improvement techniques which are described below. Special consideration has been given to the grounding and circuit layout techniques required when dealing with 12 -bit analog signals.
The printed circuit board has been designed so that the solutions to several of the problems likely to be encountered by the user can be examined.
It should not be thought that every user is required to adopt all of the techniques used on the circuit board. In many applications very few external components will be required. However, in following the application guidelines illustrated by the circuitry and accompanying notes, the designer will be able to select and adapt the solutions most suited to their own particular application or problem area.
Provisions for the following are made on the LCC PC board:
-68 pin LCC socket (Burr-Brown Part No. MC 0068).

- 8 differential or 16 single-ended inputs.
- Input filtering with overvoltage protection for each channel.
- Socket for quad D-type flip-flop 74175 (MUX address latches).
-7 additional I.C. sockets for easy interfacing to various BUS systems (connection by wire wrap techniques).
-2 voltage regulators ( 15 volts).
- LC power supply decoupling.

The Layout pays particular attention to the requirements when operating with precision analog signals. This requires strict separation of the analog and digital areas. Analog and digital commons are totally separated and connected together only at the commons of the supply voltage. All common lines are low resistance and low inductance.

## SUPPLY VOLTAGES

In order to avoid coupling between the external supply voltage 15 volt supplies, 2 voltage regulators ( 78 M 15 , 79L15) are provided on the PC board. The unregulated supply voltage may vary from $\pm 17$ volts to $\pm 25$ volts.
The MUX/INA section and SHC/ADC section of the SDM have separate supply lines which can be inductively decoupled. This is recommended in order to suppress the high frequency noise which comes from the ADC during conversion.
The power supply rejection of the instrumentation amplifier reduces with increasing frequency. If high frequency noise on the supplies is not decoupled it will be injected into the signal path and cause errors. This effect can be

| SDM862/872 |  |  |  |  |  | SDM863/873 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mux ADD3 |  |  |  | $\begin{gathered} \text { MUX } \\ \text { Enable } \end{gathered}$ | Channel Selected | $\begin{gathered} \text { MUX } \\ \text { ADD2 } \end{gathered}$ |  |  | MUX <br> Enable | Channel Pair Selected |
| x | x | X | x | L | NONE | X | x | x | L | NONE |
| L | L | L | L | H | 0 | L | L | L | H | 0 |
| L | L | L | H | H | 1 | L | L | H | H | 1 |
| L | L | H | L | H | 2 | L | H | L | H | 2 |
| L | L | H | H | H | 3 | L | H | H | H | 3 |
| L | H | L | L | H | 4 | H | L | L | H | 4 |
| L | H | L | H | H | 5 | H | L | H | H | 5 |
| L | H | H | L | H | 6 | H | H | L | H | 6 |
| L | H | H | H | H | 7 | H | H | H | H | 7 |
| H | L | L | L | H | 8 |  |  | - |  |  |
| H | L | L | H | H | 9 |  |  | - |  |  |
| H | L | H | L | H | 10 |  |  | - |  |  |
| H | L | H | H | H | 11 |  |  | - |  |  |
| H | H | L | L | H | 12 |  |  | - |  |  |
| H | H | L | H | H | 13 |  |  | - |  |  |
| H | H | H | L | H | 14 |  |  | - |  |  |
| H | H | H | H | H | 15 |  |  | - |  |  |

FIGURE 24. Channel Select Truth Table.
partıcularly pronounced when using the 'overlap' mode since the instrumentation amplifier is settling to a new analog value while the ADC is still carrying out the previous conversion.
The digital supply voltage is +5 volts and is also LCfiltered.

All supply lines are bypassed with a $10 \mu \mathrm{~F}$ tantalum and a 100 nF ceramic capacitor situated as close as possible to the package.

If the voltage regulators for the $\pm 15$ volts are not used, small inductors for decoupling of the supply voltages are recommended. If inductors are not fitted a dynamic ground loop will be created from supply lines via bypass capacitors to analog common.

## INPUT PROTECTION

The multiplexer is protected up to an input voltage which can exceed the supply voltage by a maximum of 20 volts. This means, that with $\pm 15$ volts supply voltage, the input voltage can be $\pm 35$ volts without damage. This is also the case when the supply voltages are switched off ( 0 volts). The maximum input voltage can then be $\pm 20$ volts. For higher overvoltage protection a series resistor has to be used. The current via the multiplexer should be limited to a maximum of 1 mA . For example, a $10 \mathrm{k} \Omega$ series resistor would give an additional 10 volts overprotection.
For much higher overvoltages (e.g. 100 volts), high value series resistors cannot be used as offset errors would result. In practice, a combination of series resistors and diodes is used. The diodes are connected to $\pm 15$ volts and will conduct whenever the input voltage exceeds the $\pm 15$ volts supply voltage. The diodes are selected by signal source impedance, as well as filter resistance, as the diode leakage current across the series resistor can cause offset and linearity errors. In this circuit, IN4148 together with $10 \mathrm{k} \Omega$ are used.

## INPUT FILTER

Processor noise can be induced in the analog ground. Input filtering is therefore recommended for analog data aquisition. Such high frequency noise signals can cause dynamic overload of the instrumentation amplifier resulting in non-linear behavior. This leads directly to digitizing errors.
The design of the filter takes into account the characteristics of the SDM and of the signal source.
The following points have to be considered:

- The stray capacitance, output capacitance of the multiplexer and input capacitance of the instrument amplifier ( $60-80 \mathrm{pf}$ ) has to be discharged in order to minimize errors caused by 'charge sharing.'
- The series resistor limits the current in the protection diodes, but it also has to be selected for the required filter time constant.
- The noise rejection of the filter has to be $>80 \mathrm{db}$ in order to satisfy a 12 -bit A/D conversion.
As well as considering the above, different calculations
have to be carried out for single and differential input signals.


## Single-Ended Measurement

$\mathrm{R}_{\mathrm{f}}$ limits the maximum input current through the protection diodes. In this case, $\mathrm{R}_{\mathrm{f}}$ has been chosen as $10 \mathrm{k} \Omega$ and together with the capacitor $\mathrm{C}_{\mathrm{g}}$, forms the input filter time constant ( $\mathrm{C}_{\mathrm{g}}=0.47 \mu \mathrm{~F}$ ). The time constant must be chosen according to the requirements of the input signal bandwidth and noise rejection. The multiplexer capacitance ( $\mathrm{C}_{\mathrm{m}}$ ) is discharged mainly by $\mathrm{C}_{\mathrm{k}}$. This means $\mathrm{C}_{\mathrm{g}}$ has to be sufficiently large compared with $\mathrm{C}_{\mathrm{m}}$ or charged via $\mathrm{R}_{1}$ prior to re-sampling of the signal.


## Differential Measurement

Capacitor $C_{1}$ is used for limiting the input signal frequency. The bandwidth is calculated as follows:

$$
F_{g}=\frac{1}{4 \pi R_{t} C_{1}} \quad \text { IF } C_{1} \gg C_{g}
$$

When selecting the value of $C_{1}$, it should be noted that $C_{m}$ has to be discharged when switching the multiplexer channels. This means that the voltage error of $\mathrm{C}_{\mathrm{t}}$ (induced by 'charge sharing' with $\mathrm{C}_{\mathrm{m}}$ ) has to be smaller than ILSB. Therefore, $C_{t}$ should have a minimum value of a $0.47 \mu \mathrm{~F}$. The resistors $R_{t}$, together with the source impedance have to be sufficiently small in order to recharge $C_{1}$ prior to signal sampling. This prevents errors in the signal value caused by the charge stored on $\mathrm{C}_{\mathrm{m}}$ by the previously selected channel.


The 2 capacitors $\mathrm{C}_{\mathrm{g}}$ form together with $\mathrm{R}_{\mathrm{f}}$ a commonmode filter. This filter greatly improves accuracy in a noisy environment (decrease of common-mode rejection of instrumentation amplifier with increasing frequency). For good filter operation, both time constants $R_{f} . C_{8}$ should match each other within $2 \%$. Additional errors will be induced by a mismatch.

Selected values are: $\mathrm{C}_{\mathrm{f}}=0.47 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{g}}=10 \mathrm{nF}, \mathrm{R}_{\mathrm{f}}=10 \mathrm{k} \Omega$. The filter reduces the signal slew rate so that the instrumentation amplifier can follow the voltage variation of the signal with the noise component eliminated.
In general, all measurements which require more than a gain of 10 should be done in differential mode. Single ended measurements should be limited to applications where current sources are measured via shunts or where signal voltages in the range of some volts are available.

## Bus-Interface

As the outputs of the SDM are BUS compatible, only a few I.C.s are necessary to interface to various BUS systems. For such interfacing, 4 off 14 -pin and 3 off 16 -pin I.C. sockets are provided. Wiring is by wire wrap to the BUS connector.

## Setting of Various Modes

Circuit board positions are provided for the connection of 'jumpers' as follows:
J1, J2-ADC analog input voltage settings.
J3-Set for differential (SDM8X3) or single ended (SMD8X2) operation.
J4-Instrumentation amplifier gain settings.

## INPUT FILTER AND PROTECTION CIRCUITRY


(a) 16 input channels, single ended:
-Use SDM8X2
-Consider single-ended filtering
-Connect J3 (pin 66) to common
(b) Differential inputs
-Use SDM8X3
-Consider differential filtering
-Connect J3 (pin 66) to pin 67
(c) Analog input $\pm 10$ volts

Connect J1 to pin 21
Connect J2 to pot P2 (100 $\Omega$ )
$\pm 5$ volts $\quad$ Connect J1 to pin 22
Connect J 2 to pot P2 ( $100 \Omega$ )
0 to +10 volts: Connect J1 to pin 22
Connect J 2 to junction of $\mathrm{R}_{1} / \mathrm{R}_{2}$
(d) Gain of instrumentation amplifier
$G=1$
Jumper J4 open
$\mathrm{G}=10 \quad$ Jumper J 4 to pin 63
$\mathrm{G}=100 \quad$ Jumper J4 to pin 64

Other gains: use additional resistor between pin 62 and pin 63
Gain equation: $\mathrm{R}_{\mathrm{g}}=\frac{40 \mathrm{k} \Omega}{\mathrm{G}-1} 4.444 \mathrm{k} \Omega$
Low tempco is recommended in order to minimize gain drift.


PINS 1, 2, 8, 14, 16, 18, 20, 22, 24 and 26 ARE CONNECTED TOCOMMON

## P.C.B. COMPONENT LAYOUT FOR DIFFERENTIAL OPERATION


P.C.B. COMPONENT LAYOUT FOR SINGLE-ENDED OPERATION

P.C.B. LAYOUT


P.G.A. MECHANICAL OUTLINE

L.C.C. MECHANICAL OUTLINE


## P.C.B. COMPONENTS PARTS LIST

| R1R2R3C1 |  | $\begin{aligned} & 100 \mathrm{k} \Omega \quad \text { For } 0-10 \text { Volts setting } \\ & 100 \Omega \quad 1 \% \\ & 10 \mathrm{k} \Omega \quad 1 \% \\ & 047 \mu \mathrm{~F}-\text { Single ended input mode } \\ & 10 \mathrm{nF} 1 \% \text {-Differental input mode } \\ & 047 \mu \mathrm{~F} \text {-Differential input mode } \\ & 4700 \mathrm{pF} \text { (Polypropylene, Polystyrene or } \\ & \text { Teflon"w) } \end{aligned}$ |  | C26 | 10nF Ceramic | P3 | $100 \mathrm{k} \Omega$ O-10 volts range only |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | C27,C29,C35 | F F Tantalum (Decour |  | 100 $\mu \mathrm{H}$ (Decoupling) |
|  |  |  |  | C32, С38, С39 | $\mu \mathrm{F}$ Tantalum (Decoupling) | D1 D32 | 1N4148 (Input Protection Diodes) |
|  |  |  |  |  | 100nF Ceramic (Decoupling) | D33, D34 | 1 N4007 |
|  |  |  |  | C36,C37,C40 | 100nF Ceramic (Decoupling) | 78 | MC78M15CG |
| $\begin{aligned} & \mathrm{C} 17 \\ & \mathrm{C} 25 \end{aligned}$ | . C24 |  |  | C33, C34 | $033 \mu \mathrm{~F}$ Tantalum | 79 | MC79L15CG |
|  |  |  |  | P1 | $100 \Omega$ | 74175 | 74LS175 |
|  |  |  |  | P2 | $100 \Omega \pm 5$ volts, $\pm 10$ volts range only | LCC Socket | MC0068 |
|  |  | UNLESS OTHERWISE MARKED-RESISTORS ARE $1 / 4 \mathrm{~W}, 5 \%$, CAPACITORS ARE $10 \%$ |  |  |  |  |  |

ORDERING INFORMATION ${ }^{(1)}$

| Model | Input | LCC, PGA Pkg. | Accuracy [\% FSR] | Throughput | Temp. Range $\left[{ }^{\circ} \mathrm{C}\right]$ | Model | Input | LCC, PGA Pkg. | Accuracy [\% FSR] | Throughput | Temp. Range [ ${ }^{\circ} \mathrm{C}$ ] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDM862J ${ }^{(2)}$ | 16SE | L, H | $\pm 0.024$ | 33 kHz | 0 to +70 | SDM863J | 8DIF | L, H | $\pm 0.024$ | 33 kHz | 0 to +70 |
| SDM862K | 16SE | L, H | $\pm 0.012$ | 33 kHz | 0 to +70 | SDM863K | 8DIF | L, H | $\pm 0.012$ | 33 kHz | 0 to +70 |
| SDM862A | 16SE | L, H | $\pm 0.024$ | 33 kHz | -25 to +85 | SDM863A | 8DIF | L, H | $\pm 0024$ | 33 kHz | -25 to +85 |
| SDM862B | 16SE | L, H | $\pm 0.012$ | 33 kHz | -25 to +85 | SDM863B | 8DIF | L, H | $\pm 0012$ | 33 kHz | -25 to +85 |
| SDM862R | 16SE | L, H | $\pm 0.024$ | 33 kHz | -55 to +125 | SDM863R | 8DIF | L, H | $\pm 0024$ | 33 kHz | -55 to +125 |
| SDM862S | 16SE | L, H | $\pm 0012$ | 33 kHz | -55 to +125 | SDM863S | 8DIF | L, H | $\pm 0012$ | 33 kHz | -55 to +125 |
| SDM872J | 16SE | L, H | $\pm 0024$ | 50 kHz | 0 to +70 | SDM873J | 8DIF | L, H | $\pm 0.024$ | 50 kHz | 0 to +70 |
| SDM872K | 16SE | L, H | $\pm 0.012$ | 50 kHz | 0 to +70 | SDM873K | 8DIF | L, H | $\pm 0.012$ | 50 kHz | 0 to +70 |
| SDM872A | 16SE | L, H | $\pm 0024$ | 50 kHz | -25 to +85 | SDM873A | 8DIF | L, H | $\pm 0.024$ | 50 kHz | -25 to +85 |
| SDM872B | 16SE | L, H | $\pm 0012$ | 50 kHz | -25 to +85 | SDM873B | 8DIF | L, H | $\pm 0.012$ | 50 kHz | -25 to +85 |
| SDM872R | 16SE | L, H | $\pm 0024$ | 50 kHz | -55 to +125 | SDM873R | 8DIF | L, H | $\pm 0.024$ | 50 kHz | -55 to +125 |
| SDM872S | 16SE | L, H | $\pm 0012$ | 50 kHz | -55 to +125 | SDM873S | 8DIF | L, H | $\pm 0012$ | 50 kHz | -55 to +125 |

NOTES (1) LCC Evaluation Board Part Number: PC862/863-1 PGA Evaluation Board Part Number: PC862/863-2 (2) 16 single-ended inputs, LCC package, with accuracy of $0.024 \%$ FSR, Temp Range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ and throughput of $33 \mathrm{kHz}=$ SDM862JL
Teflon ${ }^{\text {Tw }}$ E.I. du Pont de Nemours \& Co.


## SURFACE MOUNT COMPONENTS

Burr-Brown offers a wide variety of integrated circuit types in surface mount packages. These packages permit denser layouts on one or both sides of a PC board, often saving $50 \%$ or more of the space normally required for these functions. Many of these miniature devices also fit inside transducer cavities and may be used in modules or hybrid circuits. Burr-Brown concentrates primarily on two package types with a variety of sizes and number of leads:

## SOIC

Plastic small-outline package with gull-wing leads on 1.27 mm centers. For example, the SOIC-8 has 8 leads.

## LCC

Ceramic leadless chip carrier with terminals on 1.27 mm centers. For example, the LCC-20 has 20 terminals.

## STAY UP TO DATE

Burr-Brown is continuously adding to its offering of products available in surface mount packages. Contact your local Burr-Brown salesperson or representative. See the inside back cover of this Data Book.

SMALL-OUTLINE IC PACKAGES

| Model | Device Type | Description | Package |
| :--- | :--- | :--- | :--- |
| DAC703JU/KU | Digital-to-Analog Converter | $16-$ Bit, V $_{\text {out }}$ | SOIC-24 |
| DAC811JU/KU | Digital-to-Analog Converter | 12 -Bit, $\mu$-Compatible | SOIC-28 |
| DAC7541AJU/AKU | Digital-to-Analog Converter | $12-$ Bit, CMOS | SOIC-18 |
| DAC7545JU/KU | Digital-to-Analog Converter | $12-$ Bit, CMOS, Buffered | SOIC-20 |
| DAC8012KU | Digital-to-Analog Converter | 12-Bit, CMOS, Latched | SOIC-20 |
| INA101KU | Instrumentation Amplifier | Precision, Monolithic | SOIC-16 |
| INA102KU | Instrumentation Amplifier | Low Power | SOIC-16 |
| INA105KU | Instrumentation Amplifier | Unity Gain, Differential | SOIC-8 |
| INA110KU | Instrumentation Amplifier | Fast, FET Input | SOIC-16 |
| MPY634KU | Precision Analog Multiplier | Wide Bandwidth | SOIC-16 |
| OPA27/37GU | Operational Amplifier | Ultra-Low Noise | SOIC-8 |
| OPA121KU | Operational Amplifier | Low Cost, Difet | SOIC-8 |
| OPA404KU | Operational Amplifier | Quad, High-Speed, Precision Difet | SOIC-16 |
| OPA602AU | Operational Amplifier | High-Speed, Precision Difet | SOIC-8 |
| PCM55HP/JP | Digital-to-Analog Converter | 16-Bit, Digital Audio | SOIC-24 |
| SHC298JU | Sample/Hold Amplifier | Low Cost, Monolithic | SOIC-8 |
| VFC32KU | V-to-F and F-to-V Converter | Low Cost, Monolithic | SOIC-14 |
| XTR101AU | Current Transmitter/Converter | Two-Wire, 4-20mA | SOIC-16 |
| XTR110KU | Current Transmitter/Converter | Voltage-to-Current Converter | SOIC-16 |

NOTE: Electrical and mechanical specifications for SOIC parts are contained in the Product Data Sheets in this Data Book. Use the Model Index on the inside front cover.

LEADLESS CHIP CARRIER PACKAGES

| Model | Device Type | Description | Package |
| :---: | :---: | :---: | :---: |
| 4213L | Analog Multiplier／Divider | Precision | LCC－20 |
| AD515L | Operational Amplifier | Electrometer | LCC－20 |
| DAC700－703BL | Digital－to－Analog Converter | 16－Bit，Monolithic | LCC－28 |
| DAC703L | Digital－to－Analog Converter | 16－Bit Monolithic，Military | LCC－28 |
| DAC811L | Digital－to－Analog Converter | 12－Bit，$\mu$ P－Compatible | LCC－28 |
| DAC850L | Digital－to－Analog Converter | 12－Bit，Monolithic | LCC－28 |
| DAC851L | Digital－to－Analog Converter | 12－Bit，MIL Temp | LCC－28 |
| DAC870L | Digital－to－Analog Converter | 12－Bit，Military | LCC－28 |
| INA101L | Instrumentation Amplifier | Precision，Monolithic | LCC－20 |
| INA102L | Instrumentation Amplifier | Low Power | LCC－20 |
| INA105L | Instrumentation Amplifier | Unity Gain，Differential | LCC－20 |
| INA110L | Instrumentation Amplifier | Fast，FET Input | LCC－20 |
| INA258L | Instrumentation Amplifier | Precision，Military | LCC－20 |
| MPY100L | Analog Multiplier／Divider | Low Cost | LCC－20 |
| MPY534L | Precision Analog Multiplier | Low Cost，Monolithic | LCC－20 |
| MPY634L | Precision Analog Multiplier | Wide Bandwidth | LCC－20 |
| OPA27／37L | Operational Amplifier | Ultra－Low Noise | LCC－20 |
| OPA111L | Operational Amplifier | Precision，Difet | LCC－20 |
| OPA121L | Operational Amplifier | Low Cost，Difet | LCC－20 |
| OPA128L | Operational Amplifier | Electrometer Grade | LCC－20 |
| OPA404L | Operational Amplifier | High Speed，Quad | LCC－20 |
| OPA2111L | Operational Amplifier | Precision，Dual | LCC－20 |
| REF10L | Precision Voltage Reference | Ultra－Stable | LCC－20 |
| REF101L | Precision Voltage Reference | Low Drift | LCC－20 |
| SDM862／863L | Data Acquisition System | 12－Bit，16－Channel， 33 kHz Throughput | LCC－68 |
| SDM872／873L | Data Acquisition System | 12－Bit，16－Channel， 50 kHz Throughput | LCC－68 |
| VFC32L | V－to－F and F－to－V Converter | Low Cost，Monolithic | LCC－20 |
| VFC62L | V－to－F and F－to－V Converter | Precision，Monolithic | LCC－20 |
| VFC100L | V－to－F and F－to－V Converter | Synchronized | LCC－20 |
| VFC101JN／KN | V－to－F and F－to－V Converter | Synchronized，Multiple input | PLCC－20 |
| VFC320L | V－to－F and F－to－V Converter | Precision，Monolithic | LCC－20 |
| XTR101L | Current Transmitter／Converter | Two－Wire，4－20mA | LCC－20 |
| XTR110L | Current Transmitter／Converter | Voltage－to－Current Converter | LCC－20 |

[^21]NOTE：Electrical and mechanical specifications for LCC parts are contained in separate Product Data Sheets．To obtain copies， contact your local Burr－Brown salesperson or representative．See the inside back cover for a listing of sales offices．


| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 185 | 201 | 470 | 511 |
| A $_{1}$ | 178 | 201 | 452 | 511 |
| B | 146 | 162 | 371 | 411 |
| B $_{1}$ | 130 | 149 | 330 | 378 |
| C | 054 | 145 | 137 | 369 |
| D | 015 | 019 | 038 | 048 |
| G | 050 BASIC | 127 BASIC |  |  |
| H | 018 | 026 | 046 | 066 |
| J | 008 | 012 | 020 | 030 |
| L | 220 | 252 | 559 | 640 |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |
| N | 000 | 012 | 000 | 030 |



| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 332 | 348 | 844 | 884 |
| A1 | 325 | 348 | 826 | 884 |
| B | 146 | 162 | 371 | 411 |
| B1 | 128 | 146 | 325 | 371 |
| C | 052 | 068 | 1.32 | 173 |
| D | 014 | 019 | 036 | 048 |
| G | 050 BASIC |  | 127 BASIC |  |
| H | 016 | 024 | 041 | 061 |
| J | 008 | 012 | 020 | 030 |
| L | 226 | 246 | 574 | 625 |
| M | $5^{\circ}$ TYP |  | $5^{\circ}$ TYP |  |
| N | 000 | 012 | 000 | 030 |

NOTES: Leads in true position within $0.01^{\prime \prime}(0.25 \mathrm{~mm})$ R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.


|  | INCHES |  | MILLIMETERS |  |
| :---: | ---: | ---: | ---: | ---: |
| DIM | MIN | MAX | MIN | MAX |
| A | .400 | 416 | 1016 | 10.57 |
| A $_{1}$ | .388 | .412 | 9.86 | 10.46 |
| B | 286 | 302 | 726 | 7.67 |
| B $_{1}$ | .268 | 286 | 6.81 | 7.26 |
| C | 093 | 109 | 2.36 | 2.77 |
| D | .015 | .020 | 0.38 | 0.51 |
| G | .050 BASIC | 127 BASIC |  |  |
| H | .022 | 038 | 0.56 | 0.97 |
| J | 008 | 012 | 0.20 | 0.30 |
| L | 391 | 421 | 9.93 | 1069 |
| M | $5^{\circ}$ TYP |  | $5^{\circ}$ TYP |  |
| N | 000 | 012 | 0.00 | 0.30 |


| DIM | INCHES |  | MILLIMETERS |  |
| :---: | ---: | ---: | ---: | ---: |
|  | MIN | MAX | MIN | MAX |
| A | 450 | .466 | 1143 | 11.84 |
| $\mathrm{~A}_{1}$ | 443 | .466 | 11.25 | 11.84 |
| B | 286 | .302 | 726 | 7.67 |
| B $_{1}$ | .270 | .285 | 6.86 | 7.24 |
| C | .093 | 108 | 2.36 | 2.74 |
| D | .015 | .019 | 0.38 | 0.48 |
| G | .050 BASIC | 1.27 BASIC |  |  |
| H | 026 | .034 | 0.66 | 0.86 |
| J | 008 | .012 | 0.20 | 0.30 |
| L | .390 | .422 | 9.91 | 10.72 |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |
| N | .000 | .012 | 0.00 | 0.30 |

## SURFACE MOUNT PACKAGE OUTLINES AND DIMENSIONS



| DIM | INCHES |  | MILLIMETERS |  |
| :---: | ---: | ---: | ---: | ---: |
|  | MIN | MAX | MIN | MAX |
| A | 502 | 518 | 12.75 | 1316 |
| A $_{1}$ | 495 | .518 | 12.57 | 1316 |
| B | 286 | 302 | 726 | 767 |
| B $_{1}$ | 270 | 285 | 686 | 724 |
| C | 093 | 108 | 2.36 | 274 |
| D | 015 | .019 | 038 | 0.48 |
| G | 050 BASIC | 1.27 BASIC |  |  |
| H | .026 | 034 | 0.66 | 086 |
| J | .008 | .012 | 020 | 0.30 |
| L | 390 | .422 | 9.91 | 1072 |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |
| N | 000 | .012 | 000 | 0.30 |



| DIM | INCHES |  | MILLIMETERS |  |
| :---: | ---: | ---: | ---: | ---: |
|  | MIN | MAX | MIN | MAX |
| A | 614 | 630 | 1560 | 1600 |
| B | 346 | 362 | 880 | 920 |
| C | - | 098 | - | 250 |
| D | 012 | 020 | 030 | 050 |
| G | 046 | 054 | 1.17 | 137 |

NOTES: Leads in true position within $0.01 "(0.25 \mathrm{~mm})$ R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.


| DIM | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 700 | 716 | 1778 | 1819 |  |
| B | 286 | 302 | 726 | 7.67 |  |
| C | 093 | 109 | 236 | 2.77 |  |
| D | 016 BASIC |  | 041 BASIC |  |  |
| G | 050 BASIC |  | 127 BASIC |  |  |
| H | 022 |  | 038 | 056 | 097 |
| J | 008 | 012 | 020 | 030 |  |
| L | 398 | 414 | 1011 | 1052 |  |
| M | $5^{\circ}$ |  | TYP | $5^{\circ}$ |  |
| TYP |  |  |  |  |  |
| N | 000 |  | 012 | 000 | 030 |



Plastic PLCC-20 Package


| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 350 | 356 | 889 | 904 |
| A $_{1}$ | 338 | .344 | 859 | 874 |
| B | 350 | 356 | 889 | 904 |
| B $_{1}$ | .290 | 330 | 737 | 8.38 |
| C | 165 | 180 | 419 | 457 |
| D | 013 | .021 | 033 | 053 |
| E | 290 | 330 | 737 | 838 |
| F | 026 | 032 | 066 | 0.81 |
| G | .050 | BASIC | 127 BASIC |  |
| K | .020 | - | 051 | - |
| M | 385 | .395 | 978 | 1003 |
| N | .385 | .395 | 9.78 | 10.03 |
| P | .090 | 120 | 2.29 | 305 |

NOTES: Leads in true position within $0.01^{\prime \prime}(0.25 \mathrm{~mm})$ R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.

## Ceramic LCC-20 Package


-

| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| $\mathrm{H}_{\mathrm{D}}$ | . 345 | . 360 | 8.76 | 9.14 |
| $\mathrm{H}_{\mathrm{E}}$ | . 345 | . 360 | 8.76 | 914 |
| $\mathrm{A}_{2}$ | . 064 | . 100 | 1.63 | 2.54 |
| b | . 022 | . 028 | 0.56 | 0.71 |
| e | . 050 BASIC |  | 1.27 BASIC |  |
| R | .008R TYP |  | 0.20R TYP |  |
| S | . 020 TYP |  | 0.508 TYP |  |
| T | 040 TYP |  | 1.016 TYP |  |
| Z | . 075 TYP |  | 1.91 TYP |  |

## Ceramic LCC-28 Package



| DIM | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 442 | 458 | 1123 | 1163 |
| B | 442 | 458 | 1123 | 11.63 |
| C | 064 | 100 | 1.63 | 2.54 |
| F | .022 | .028 | 0.56 | 071 |
| G | 050 BASIC |  | 127 BASIC |  |
| H | 008 R TYP |  | 020 R TYP |  |

NOTES: Leads in true position within $0.01^{\prime \prime}(0.25 \mathrm{~mm})$ R at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.


| DIM | INCHES |  | MILLIMETERS |  |  |  |
| :---: | ---: | ---: | ---: | ---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |
| A | 945 | 965 | 24.003 | 24511 |  |  |
| B | 945 | 965 | 24003 | 24.511 |  |  |
| C | 076 | 094 | 1.934 | 2388 |  |  |
| D | 841 | .859 | 21361 | 21819 |  |  |
| E | 841 | 859 | 21361 | 21819 |  |  |
| F | .755 | 785 | 19.177 | 19.939 |  |  |
| G | 755 | 785 | 19.177 | 19.939 |  |  |
| H | 800 BASIC | 20.320 BASIC |  |  |  |  |
| J | 027 |  | 033 | .686 |  | 838 |
| K | 045 BASIC |  | 1.143 BASIC |  |  |  |
| L | .050 BASIC |  | 1.270 BASIC |  |  |  |

Terminations: Gold plated nickel on refractory metallization.
Case: White ceramic with gold plated nickel lid.
Hermeticity: Gross leak test.

SURFACE MOUNT COMPONENTS
NOTES: Leads in true position within $0.01^{\prime \prime}(0.25 \mathrm{~mm}) R$ at MMC at seating plane. Pin numbers shown for reference only. Numbers may not be marked on package.


## ACCESSORIES

This section contains illustrations and information on various mating connectors and heat sinks available for use with Burr-Brown products. The type of connector or heat sink required by the product is specified in the Product Data Sheet.

## MATING CONNECTORS

## 2201MC



## 2350MC



## MATING CONNECTORS




## 803MC




1400MC*


Material: Aluminum Finish: Hard Black Anodize

[^22] except for mounting holes.

HEAT SINKS

0803HS $12^{\circ} \mathrm{C} /$ WATT (See notes)


0804HS $4.2^{\circ} \mathrm{C} /$ WATT (See notes)


0805HS $3^{\circ} \mathrm{C} /$ WATT


4.32 mm 4 ( 0 17")


## *NOTES

1 Thermal resistance specified are for natural connection Heatsinks 0803HS and 0804HS are mounted on $6^{\prime \prime} \times 6^{\prime \prime} \times 1 / 16^{\prime \prime}$ G-10 PC board

2 A thin-film of heatsink compound (Dow Corning 340 or equivalent) between the heatsink and the TO-3 device is recommended


## SKIRTED THERMAL SHIELD

(U.S. Patent 4,636,916)

## FEATURES

- IMPROVES AMPLIFIER LOW FREQUENCY NOISE
- IMPROVES AMPLIFIER SHORT-TERM STABILITY
- FITS ALL JEDEC-STANDARD TO-5-SIZE PACKAGES
(TO-99, TO-100)


## APPLICATIONS

- LOW NOISE OP AMPS
- LOW NOISE INSTRUMENTATION AMPLIFIERS


## DESCRIPTION

The 0807 HS is a skirted heat sink designed to fit over standard TO-5-size packages (TO-99 and TO100). Its skirt fits flush against the printed circuit to shield the package leads from air currents. As a heat


External thermoelectric potentials far exceeed OPA27 nosse

FIGURE 1A. OPA27 with Circuit Unshielded and Exposed to Normal Lab Bench-Top Air Currents.

sink, it increases thermal mass and decreases package temperature rise. When properly applied, the 0807HS will result in substantially improved low frequency noise performance, as shown in Figure 1.


FIGURE 1B. OPA27 with Heat Sink and 0807HS.

## MECHANICAL



## THEORY OF OPERATION

All metals exhibit an electrical potential accompanying a thermal gradient. This is known as the Thompson thermoelectric effect. When any two dissimilar metals are joined, a thermocouple is formed-the Seebeck effect.

In all semiconductor packages, thermocouples are formed at various interfaces. In "TO-" style packages, significant thermocouples are formed between the gold or nickel plating and the Kovar leads. Thermocouples are also formed between the leads and the solder connections to the printed circuit.

If thermal gradients are properly matched-at the amplifier inputs-the thermocouple errors will cancel. In practice, mismatches occur. Even under laboratory conditions, the errors produced can be several tenths of microvolts-well above the levels achievable with low noise amplifiers. At the output of a high gain amplifier, the error will appear as low frequency noise or short term input offset error.

In a "TO-" package, much of the heat is conducted away through the leads. The resultant thermal gradient between the package and the printed circuit can be a major source of thermal error. Air currents can cool one lead more than another, resulting in mismatched thermal gradients. The 0807 HS reduces these errors in two ways. It acts as a heat sink to lower package temperature rise and thereby lower the thermal gradient (see Figure 2). It also shields the package leads from air currents.

Thermal gradients can also be generated by external heat sources such as a nearby device with significant heat rise. Under severe conditions, these errors can be many times greater than those produced under laboratory conditions. To minimize these errors, the 0807 HS acts as a thermal "short circuit," minimizing the gradient across the package leads.

Finally, by increasing the thermal mass of the package, the 0807 HS minimizes short term temperature changes of the package. Package temperature fluctuations produce input offset drift, which can appear as low frequency noise at the output of a high gain amplifier.

## INSTALLATION

Install the 0807 HS after other components have been installed, and the board cleaned. Align the slot of the heat sink with the package tab and press in place. It may be necessary to expand the heat sink slightly with a tapered tool, such as the blade of a screwdriver, to ease installation. The 0807 HS is symmetrical and either side can go up.

Of course, other sources of thermoelectric error may occur. Careful printed circuit layout, use of low thermal EMF solder, and thermal shielding of the printed circuit back side may be needed to achieve the desired performance.


FIGURE 2. Temperature Rise Versus Power.

## ORDERING INFORMATION



## OTHER BURR-BROWN PRODUCTS

## COMPONENT PRODUCTS

Burr-Brown has two component product groups whose offerings are described in separate data books-Military Products and Power Sources. These products are briefly described in this section. For more information and a copy of these other data books, contact your local Burr-Brown salesperson or representative. See the inside back cover.

## HIGHER LEVEL PRODUCTS

In addition to designing and manufacturing precision microcircuits, BurrBrown also excels in microelectronic-based systems used in data acquisition, signal conditioning, measurement, and control. This section contains a sampling of these other high-quality products. If you want additional information, contact your local Burr-Brown salesperson or representative.

## BURR-BROWN POWER SUPPLIES AND THE POWER SOURCES HANDBOOK

Burr-Brown offers a wide selection of power conversion products. Hundreds of standard and unique $\mathrm{DC} / \mathrm{DC}$ converters ranging from DIP sizes through high wattage, wide-range modular packages are available. They are summarized in tables on the following three pages. All of these models carry BurrBrown's guarantee of high quality and reliability and are included in their own publication, Burr-Brown Power Sources Handbook.
The Burr-Brown Power Sources Handbook contains detailed Product Data Sheets for all of Burr-Brown's power conversion products. In addition, it includes supplementary data, such as an extensive selection guide, discussion of the advanced reliability programs available, a glossary of power conversion terminology, and application notes for effective use of these products. Information on obtaining modified and custom models is also included.

| Model | Rated Isolation <br> Voltage (VDC) | Rated Power <br> (Watts) | Features |
| :--- | :---: | :---: | :--- |
| PWR1726 | 3500 | 1.5 | High Isolation |
| PWR70 | 2000 | 3 | Small Size |
| PWR74 | 1500 | 3 | Multichannel |
| PWR13XX Series | 1270 | 1 | DIP Package |
| PWR71 | 1000 | 3 | Multichannel |
| PWR72 | 1000 | 3 | Wide Input Range |
| PWR1XX Series | 1000 | 450 mW | General Purpose |
| PWR2XX Series | 1000 | 1.5 | General Purpose |
| PWR3XX Series | 1000 | 2 | Multichannel |
| PWR4XX Series | 1000 | 3 | Small Size |
| PWR6XX Series | 1000 | 2 | Regulated |
| PWR7XX Series | 1000 | 5 | Regulated |
| PWR1017 | 1000 | 3 | Multichannel |

## DIP-PACKAGED DC/DC CONVERTERS

| Model | Regulation | Internal <br> Filtering | Features |
| :--- | :---: | :---: | :--- |
| PWR11XX Series | No | Yes | Filtered |
| PWR13XX Series | No | No | High Isolation |
| PWR59XX Series | Yes | Yes | Filtered |

MULTICHANNEL DC/DC CONVERTERS
Boldface $=$ NEW

|  | Number of <br> Channels | Number of <br> Outputs Per <br> Channel | Rated <br> Power <br> (Watts) | Features |
| :--- | :---: | :---: | :--- | :--- |
| Model | 4 | 2 | 3 | 8 Outputs |
| PWR1017 | 4 | 2 | 3 | Small Size |
| PWR5XX Series | 4 | 1 or 2 | 4 | Small Size |
| PWR8XX Series | 2 | 3 Total | 5 | $5 \pm 12$ or $5 \pm 15 V_{\text {out }}$ |
| PWR74 | 2 | 2 | 3 | High Isolation |
| PWR3XX Series | 2 | 1 or 2 | 2 | Small Size |
| PWR53XX Series | 1 or 2 | 1 or 2 | 15 | Wide Input Range |


| Model | Noise Out (mVp-p) |  | Rated Power (Watts) | Features |
| :---: | :---: | :---: | :---: | :---: |
|  | Typ | Max |  |  |
| PWR1546A |  | 1.0 | 5 | Ultra-Low Noise |
| PWR62XX Series | 15 |  | 5.2 | ECL Power |
| PWR59XX Series | 20 |  | 2 | DIP Package |
| PWR6XX Series | 30 |  | 3 | Regulated |
| PWR7XX Series | 30 |  | 5 | Regulated |
| PWR74 | 40 | 100 | 3 | High Isolation |
| PWR1726 | 50 |  | 1.5 | High Isolation |
| PWR11XX Series | 50 |  | 3 | DIP Package |
| PWR1XX Series | 50 |  | 2 | General Purpose |
| PWR3XX Series | 50 |  | 2 | Multichannel |
| PWR53XX Series |  | 75 | 15 | Wide Input Range |
| PWR2XX Series | 75 |  | 1.5 | General Purpose |
| PWR70 |  | 80 | 3 | High Isolation |
| PWR71 |  | 100 | 3 | Multichannel |
| PWR4XX Series |  | 100 | 3 | Small Size |
| PWR1017 |  | 100 | 3 | Multichannel |
| PWR72 |  | 150 | 3 | Wide Input Range |

WIDE-INPUT-RANGE DC/DC CONVERTERS

|  | Input Range <br> (VDC) | Rated Power <br> (Watts) | Features |
| :--- | :---: | :---: | :--- |
| Model | $9-18$ | 15 | Single, Dual, \& Triple Outputs |
|  | $18-36$ | 15 | Single, Dual, \& Triple Outputs |
| PWR3XX Series | $36-72$ | 15 | Single, Dual, \& Triple Outputs |
|  | $5-22$ | 3 | Dual Outputs |

REGULATED DC/DC CONVERTERS

| Model | Regulation |  | Rated Power (Watts) | Features |
| :---: | :---: | :---: | :---: | :---: |
|  | Line <br> (\%) | Load <br> (\%) |  |  |
| PWR1546A | $\pm 0.02$ | 0.02 | 5 | Low Noise |
| PWR6XX Series | $\pm 0.02$ | 0.04 | 3 | General Purpose |
| PWR7XX Series | $\pm 0.02$ | 0.04 | 5 | General Purpose |
| PWR510X | $\pm 0.02$ | 0.04 | 9 | General Purpose |
| PWR62XX Series | $\pm 0.04$ | 0.06 | 5.2 | ECL Power |
| PWR59XX Series | $\pm 0.3$ | 0.4 | 2 | DIP Package |
| PWR53XX Series | $\pm 0.2$ | 1.0 | 15 | Wide Input Range |


| Model | Rated Power <br> (Watts) | Package Size <br> (Inches) | Features |
| :--- | :---: | :--- | :--- |
| PWR1XX Series | 450 mW | $1.0 \times 1.0 \times 0.4$ | General Purpose |
| PWR13XX Series | 1 | $24-$ pin DIP | High Isolation |
| PWR2XX Series | 1.5 | $1.0 \times 1.0 \times 0.4$ | General Purpose |
| PWR1726 | 1.5 | $1.2 \times 1.6 \times 0.4$ | High Isolation |
| PWR11XX Series | 2 | $24-$ pin DIP | Filtered |
| PWR3XX Series | 2 | $1.0 \times 1.0 \times 0.4$ | Multichannel |
| PWR70 | 3 | $1.0 \times 1.0 \times 0.4$ | High Isolation |
| PWR71 | 3 | $2.0 \times 2.0 \times 0.4$ | Multichannel |
| PWR72 | 3 | $1.0 \times 1.0 \times 0.4$ | Wide Input Range |
| PWR74 | 3 | $1.0 \times 1.0 \times 0.4$ | Multichannel |
| PWR4XX Series | 3 | $1.0 \times 1.0 \times 0.4$ | General Purpose |
| PWR1017 | 3 | $2.0 \times 2.0 \times 0.4$ | Multichannel |
| PWR5XX Series | 4 | $1.2 \times 1.6 \times 0.4$ | Multichannel |
| PWR8XX Series | 5 | $1.2 \times 1.6 \times 0.4$ | Multichannel |

DC/DC CONVERTERS BY WATTAGE

|  | Rated Power <br> (Watts) | Package Size <br> (Inches) | Features |
| :--- | :---: | :--- | :--- |
| PWR23XX Series | 15 | $2.0 \times 2.0 \times 0.4$ | Triple Output |
| PWR510X | 9 | $2.0 \times 2.0 \times 0.4$ | Regulated |
| PWR62XX Series | 5.2 | $2.0 \times 2.0 \times 0.4$ | ECL Power |
| PWR7XX Series | 5 | $2.0 \times 2.0 \times 0.4$ | Regulated |
| PWR1546A | 5 | $2.0 \times 2.0 \times 0.4$ | Ultra-Low Noise |
| PWR8XX Series | 5 | $1.2 \times 1.6 \times 0.4$ | Multichannel |



## MILITARY PRODUCTS DIVISION

Burr-Brown's Military Products Division manufactures precision signal conditioning and data conversion components for use in military applications such as navigation, guidance, control, electronic counter measures, intelligence, and communications. We offer a growing line of diversified high-reliability military products, including operational amplifiers, A/D and D/A converters, analog multipliers, and voltage-to-frequency converters. Additionally, the Military Products Division is responsible for all microcircuit dice sales. (For your convenience, components in this Data Book that are also available in military and die form are marked as such.)
The Military Products Division manufactures its components in a facility separate from other Burr-Brown facilities. This separate manufacturing and test capability, along with Burr-Brown's microcircuit wafer manufacturing and thick-film facilities, are certified to the requirements of MIL-STD-976 and MIL-STD-1772. This means that all manufacturing operations for all Military Products Division components - from design, through raw materials, wafer processing, assembly and test to final product inspection, and shipment - are performed in strict accordance with MIL-STD-883, and full compliance with Appendices A and G of MIL-M-38510.
All monolithic and hybrid "/883B" or "/B" models are compliant to the requirements of the current revision of MIL-STD-883 for compliant NonJAN devices. Quality Conformance Inspection (QCI) is performed to the requirements of Methods 5005 or 5008 . This is detailed in the individual Product Data Sheets for Military components.
Environmental control of the manufacturing clean rooms meet or exceed the requirements of FED-STD-209 for particle count. ESD (electrostatic discharge) procedures are fully observed by Military Products Personnel through every stage of material handling, product assembly, testing, storage, and shipment.
All this results in products with reliability and quality that is built-in, not screened from commercial lots. This provides customers with microcircuits that meet the full intent of military requirements.
In addition, custom screening, testing, and marking of standard products can be accommodated, such as class-S type screening, etc. Consult the Military Products Division or your local Burr-Brown salesperson or representative for additional information.


## PCI-20000 SERIES: Personal Computer Instrumentation. . . For Data Acquisition, Test Measurement, And Control

The new PCI-20000 gives you modular I/O you can never outgrow. Component modularity gives you the most cost-effective, expandable PC instrumentation system available today-and tomorrow. The PCI-20000 is an exciting new generation of instrumentation for IBM and bus-compatible personal computers. It lets you start small and add plug-in channels and functions only as requirements grow. You never pay for more I/O than you need.
The key is component modularity. Carrier boards plug directly into the PC expansion slots and provide power, communications, mounting mechanisms and optional digital I/O capability. Versatile I/O modules plug into the carrier and perform the data acquisition, test, measurement, and control functions your systems requires. You can choose from 15 different modules now, with many more planned for the future. Carriers accept two or three modules. A family of termination panels simplify wiring and bring signals to and from the system.
Hundreds of possible systems can be configured now, even more later. Combine components now to meet exact requirements for analog and digital I/O, counter, timer, and pulse functions. Change components later to add capacity and functions for future needs. Your system will always be at its optimum price/performance level. Extensive software is available.


## HANDBOOK OF PERSONAL COMPUTER INSTRUMENTATION: For Data Acquisition, Test Measurement, And Control

Contains: A tutorial section describing in practical terms, the theory and philosophy of using personal computer instrumentation for data acquisition, test, measurement, and control.
An application section complete with dozens of diagrams, showing specifically how you can use personal computer instrumentation in more ways than you ever thought possible.
Written by leading experts who design and use intelligent instrumentation systems, this section is the (sweet) heart of the handbook with plenty of down-to-earth advice about how to apply PCI.
A software section that describes and references the wide range of packages that are readily available from vendors, and from software houses often overlooked by some firms.
There's more. Much more. Including guides on how to configure a system and technical specifications for specific PCI hardware and software. Contact your local Burr-Brown saleperson or representative for your copy.

## STD BUS \& DATA COMMUNICATIONS PRODUCTS



## STD BUS INDUSTRIAL I/O PRODUCTS

The Burr-Brown STD Bus products provide the most cost-effective tool for solving the applications-oriented problems of process control and system integration.

The modularity and simplicity offered by this well-defined standard have led to the development of a complete line of STD Bus products. The line includes a disk controller and operating system, a Z80 CPU with onboard DMA, various memory boards, a 32-channel 12-bit A/D converter, two CRT controllers, and IEEE-488 interface card, and two types of discrete I/O cards.


## DATA COMMUNICATIONS PRODUCTS

Burr-Brown Data Communications products provide the most cost-effective tool for solving the local data communications problems for industrial and institutional facilities.
Limited distance and Fiber Optic Modems provide extension of RS-232 ports up to several miles. In addition, electrical isolation for wire units is provided by transformers and optical couplers, eliminating ground loops,
equipment damage, and noise pickup. Surge suppression devices are internally mounted on all field inputs and outputs. The LDM422 (left) serves as a Limited Distance Modem and as an RS-232-to-RS-422 converter with multipoint capability. It has two complete high speed transmit and receive for data and handshake. It features 1000 V isolation and surge protection.
Fiber optic modems offer the maximum in isolation and EMI/RFI immunity. The LDM80 (right) is signal powered from RS-232 ports transmits up to 3.5 km at 19.2 Kbits per second. The LDM85 is a unique multipoint-capable modem with data rates to 5 Mbits per second.
Other products include:
LDM35-Signal-Powered Limited-Distance Modem.
LDM70-High Speed Ruggedized Industrial Modem.
APA120-Personal-Computer-Based Protocol Analyzer.


## DATA MULTIPLEXER

As illustrated above, the FMX800 fiber optic multiplexer family provides a three megabaud link between separate buildings and clusters of computers or terminal ports. A single FMX800 chassis allows up to 1619.2 Kbaud ports to be extended through a single pair of glass fibers. Up to three expansion units make the channel count 64. All channels may operate full duplex at the maximum RS-232.V. 24 data rate of 19.2kbaud. Control signals Request To Send (RTS), Clear To Send (CTS), Data Set Ready (DSR), and Data Terminal Ready (DTR) are continuously scanned and carried through the trunk line to provide remote handshake capability.

## COMPONENT TERMINALS

## WHY REINVENT AN OPERATOR INTERFACE?

Is your microprocessor-based equipment used or serviced by human beings? If so, you may be interested in a new line of operator interface terminals from Burr-Brown. The operator interface provides the way for an operator to setup and run equipment; it may also provide diagnostic/service access for a repairman.
For most new products, the operator interface is custom designed because no off-the-shelf product has been available which adequately addresses this need. This means that engineering resources are needed, which will place an additional demand on already limited manpower. The availability now of commercial/industrial operator interfaces allows companies to concentrate their resources in the area of their greatest expertise, and therefore, to get the best return on engineering investment.
Operator interfaces are used in a variety of equipment. There are numerous controller applications such as machine controllers, motor controllers, process controllers, HVAC controllers, programmable controllers, and motion controllers. Other applications include operator interface for instruments, test machines, data acquisition systems, weighing systems, imaging systems, and medical equipment.
Consider these issues when looking for an operator interface:

## Display

Is it easily readable in your operating environment?

## Keyboard

Is the tactile response appropriate for your needs? Can the keys be clearly marked for your application?

## Operation

Will the units operate in a mode that is convenient in your application?

## Communications

What interface do you need? RS-232C is a good choice for many applications. RS-422 is useful for distances of greater than 50 feet or for electrically noisy environments.

## Package

Will the package fit into your equipment, aesthetically and physically? Is it easy to mount? Does the package need to be sealed?

## Environment

Under what conditions must the unit operate?
Burr-Brown has recently introduced a line of operator interface terminals, the TM2500 and the TM2700, which use standard ASCII communications. They are low cost, easy-to-use, easy-to-design-in units. In many applica-
tions it is no longer necessary to design an expensive long-lead-time custom operator interface. These units provide a large liquid-crystal display with a wide viewing angle. The terminals go through an automatic self-test every time power is applied. The keyboard offers excellent tactile response, providing a numeric keypad, six user-programmable function keys, and six control keys. The function keys are back-lighted under host computer control. They can also be programmed to transmit any sequence of up to four characters. Each function key has a label area adjoining it so that the user can easily customize each key.

The terminals operate in one of three modes. In character mode, a character is transmitted as each key is pressed. The character may be echoed to the display as defined. In the block mode, all characters are internally buffered and displayed as keys are pressed. The entire line of data is then transmitted when the enter key is pressed. The polled mode is the third way to operate these units. In the polled mode, data is entered as in the block mode; however, the data is not transmitted until the host processor requests it. Another option in this mode is to assign each terminal an address so that a number of terminals may be committed to the same host interface line.
Other options include baud rate, line termination, turnaround delay, display viewing angle, hand check protocol, local echo, key repeat, and key click. All options are user selectable and stored in nonvolatile EEPROM.
The TM2500 is available with an RS-232C interface, while the TM2700 is provided with an RS-422 interface.
These microterminals provide an easy-to-use, off-the-shelf interface in many new equipment designs.


## OEM MICROTERMINALS

## BENEFITS/FEATURES

- MINIMIZES DEVELOPMENT TIME AND EXPENSE
- LARGE, high CONTRAST 16-CHARACTER LCD DISPLAY
- 80-CHARACTER DISPLAY BUFFER
- SIX PROGRAMMABLE BACKLIT FUNCTION KEYS
- POSITIVE TACTILE FEEDBACK KEYBOARD
- EASILY CUSTOMIZED LABELS
- ADJUSTABLE VIEWING ANGLE


## DESCRIPTION

The TM2500/TM2700 are low cost, compact, industrial data entry and display terminals. They are designed to be used as operator panels, as well as service and diagnostic equipment. The terminals can also be used as a simple keyboard entry data collection terminal. The TM2500 and TM2700 are similar units, differing only in communications interface-RS-232C on the TM2500 and RS-422 on the TM2700.
Both terminals are lightweight, 10.5 ounces, and are enclosed within a $4.102^{\prime \prime} \times 7.102^{\prime \prime} \times 1.060^{\prime \prime}$ case. The terminals have six backlit programmable function keys. Space is provided to customize the keyboard

NONVOLATILE CONFIGURATION STORAGE
POWERUP SELF-TEST

- ALL OPTIONS USER-SELECTABLE


## APPLICATIONS

\author{

- OPERATOR PANEL <br> - SERVICE/DIAGNOSTIC DEVICE <br> - DATA COLLECTION TERMINAL
}


## KEYBOARD

A numeric keypad with six programmable function keys is provided for operator input. The keys are widely spaced for ease of entry. The silicon rubber keyboard provides environmental sealing with good tactile feedback. A unique characteristic of the keyboard is that each function key is backlit. The backlighting is under host computer control to give maximum flexibility to the operator. The keyboard also features key click and key repeat functions. If an invalid key is pressed, the terminal responds with an audible tone.

## DISPLAY

The display is a 16 -character LCD with large, easy to read characters. An 80-character display buffer with scroll keys allows the operator to slide the 16 -character window across the 80 -character line. The high contrast display on the terminals provides sufficient alphanumeric display capability for most panel-mount applications.

## CASE

The case for the TM2500/TM2700 is designed for either surface or recessed mounting. The keyboard and display are sealed in the ABS plastic case so that when properly mounted, the terminal is protected against dust and moisture.

## SPECIFICATIONS

## DIGITAL SIGNAL PROCESSING DEVELOPMENT TOOLS \& REAL-TIME PRODUCTS



Burr-Brown's PC-based DSP development tools and products dramatically reduce the development cycle of new designs using digital signal processing.
First, the development tools provide an efficient, user-friendly interface for creating algorithms and "proving" designs on real-time hardware.. The component modules, then, provide a straightforward, cost-effective method for integrating the solution into production runs of the overall design. Following are just a few of the tools Burr-Brown currently offers:

## DSPlay ${ }^{\text {™ }}$ - Simulates the Design

The DSPlay Software Package transforms the PC into a powerful Digital Signal Processing workstation. The package provides you with a graphic editor for creating block diagrams, which then translate into DSP algorithms. When you have created the block diagram, or "FlowGram"," the software will then execute the algorithm and display the data at any point in the signal flow.

The package features more than 70 DSP and related block functions including real signal acquisition. To complete the package, a utilities menu provides filter design programs, text editor, and DOS commands.

For most engineers, DSPlay offers an extremely practical tool in concepting and designing DSP solutions.

DSPlay XL/32 - The Software to Emulate and Prove the Design
The DSPlay XL/32 Software Package provides the same user interface as DSPlay with one notable difference-XL generates highly efficient code for AT\&T's (WE ${ }^{\circledR}$ ) DSP32 processor and, therefore, provides the way to quickly demonstrate or prove a design.
Once generated in XL, the block diagram simulating the program may be executed in real-time by downloading it directly to Burr-Brown's PC-based processor board, DSPeed ${ }^{\text {m" }}$. The necessary ADC/DAC interface code is already present.
In addition to filter-design programs, text editor, and DOS commands, DSPlay XL/32 features a built-in assembler and debugger enabling the user to write and include custom block functions.
Although specifically designed to run with the DSPeed (ZPB32) board, DSPlay XL/32 can also be used to generate code for any DSP32 application.

## The Hardware to Execute the Design-The DSPeed Processor

DSPeed is a PC-based DSP Floating Point Processor board capable of performing complex 1024-point FFT's in less than 10 ms !
The board integrates AT\&T's DSP32 Digital Signal Processor on a full-size PC card, increasing the PC's computing power by orders of magnitude. This computing power improvement, coupled with the board's two separate highspeed buffered serial data busses and 64KB of SRAM, enable the PC to process signals in real-time.
DSPeed is supplied with a software utilities program for downloading and executing any program written for the DSP32. The utilities allow for breakpoints, and for the viewing registers, accumulators, and memory.
The standard version of DSPeed, the ZPB32, is provided with a 250 ns processor. For faster processing, a 160ns part is optionally available; Order part number ZPB32-HS.

## ZPB100 - The Analog Interface

The ZPB100 provides low cost, real-time analog input and output. The board implements an input amplifier, anti-aliasing filter, 15-bit ADC , 15bit DAC, smoothing filter, and output filter onto a half-size PC board. The board features separate serial data busses for direct connection to the DSPeed board. With these features, the ZPB100 is ideal for development in speech or telecommunications applications.

[^23]COMPONENT MODULES - COST-EFFECTIVE INTEGRATION

## ZPP1001 - "Zero Chip Interface" High-Performance ADC

The ZPP1001 provides a 16-bit resolution, 14-bit linear, 150 kHz ADC with direct connection-no glue logic required-to AT\&T's Digital Signal Processors (DSP16, DSP32, DSP32C). Two modules can be cascaded for dual-channel operation.

## ZPP2001 - "Zero Chip Interface" High-Performance DAC

The ZPP1001 provides a 16 bit resolution, 14 -bit linear, 150 kHz DAC with direct connection-no glue logic required-to AT\&T's Digital Signal Processors (DSP16, DSP32, DSP32C). Two modules can be cascaded for dual-channel operation.

Other design and integration tools for the PC and other bus structures are currently in development. If you need to find the shortest route from DSP development to integration, call a Burr-Brown applications engineer at (602) 746-1111.

## VMEbus BOARDS



Analog and Digital I/O and Digital Signal Processing Boards for VMEbus Systems.

Burr-Brown first introduced VMEbus products in 1983 and now manufactures a comprehensive line of specialized products for the industrial instrumentation, control, and automation markets. Using Burr-Brown high performance data conversion products (for example the ADC803) we are able to offer products that set new performance standards in the VMEbus market. When these are operated with the digital signal processing boards, a wide range of applications can be addressed.

## THE SYSTEM APPROACH

We've taken a system approach in the design of the bus interface. This ensures software compatibility between the boards as well as giving the system designer a wide range of VMEbus features:

- Configuration A24, D16, DTB slave.
- Address block selectable within 16 Mb memory space.
- Short addressing available if required (64 bytes).
- 7-level interrupt priority selection.
- Full interrupt vector selection-8 lines (256 options).
- Double Eurocard format, $160 \mathrm{~mm} \times 233 \mathrm{~mm}$.


## SUPPORT DOCUMENTATION

Each VMEbus board is fully supported with a comprehensive operating manual. In addition to detailed set-up and operating instructions, the manual includes schematics and assembly language software written for the 68000 processor.

## TOP-QUALITY BURR-BROWN VMEbus PRODUCTS

In addition to the full QC inspection of incoming components, the boards are subjected to a comprehensive temperature-cycled burn-in ( 8 cycles between $-20^{\circ} \mathrm{C}$ and $+50^{\circ} \mathrm{C}$ ).
Exhaustive tests before and after burn-in ensure that any problems are identified before the product leaves the factory.

## MORE INFORMATION

You can get additional information on VMEbus products from the Industrial Systems Products Group by calling (602) 746-1111.

## VMEbus PRODUCTS

## Model Description

## General-Purpose Analog I/O Boards

MPV901
MPV904
MPV906
MPV907 32 SE/16 DIF inputs. 12-bit resolution. TTL I/O expansion module.

## High-Performance Analog I/O Boards

MPV911 8 inputs. 16 -bit resolution. Swinging buffer RAM.
MPV950 $\quad 16$ inputs. 330 kHz sampling rate.
MPV952 8 inputs. 330 kHz sampling rate. Swinging buffer RAM.
MPV954 8 outputs. 858 kHz sampling rate. Dual port RAM.
Intelligent Analog \& Digital I/O Boards
MPV940 Family 68000 controller with 512Kb DRAM. Analog and digital I/O modules and expansion boards available.

## Digital I/O Boards

MPV902/MPV903 32-channel relay output with 0.5 A or 1.5A relay contacts.
MPV910 32-channel. 600VDC isolation.
MPV930 48-channel TTL I/O. Output readback. Status LEDs.
Digital Signal Processing (DSP) Boards

| SPV100 | DSP CPU Board. TMS32010 processor. Swinging buffer RAM. |
| :--- | :--- |
| SPV120 | DSP CPU Board. TMS32020 processor. Two RS-232 ports, auxiliary I/O ports, DMA controller, RAM, ROM, |
|  | and EPROM. Supplied with EPROM-based monitor. |
| SPV125 | DSP CPU Board. TMS320C25 processor. Two RS-232 ports, auxiliary I/O ports, on-board DMAC, dual port <br>  <br> memory supplied with EPROM-based monitor. |
| MPV121 | Module carrier for SPV120 analog I/O modules. <br> MPV960 |
|  | DSP CPU board. TMS32010 processor. 4-channel analog input, simultaneous sampling, 100kHz sampling |
| MPV990 | rate. |
| 4-channel anti-aliasing filter for MPV960. |  |

## Software

PSOS and VERSADOS Drivers for most boards
DSP Applications Software
Development Software for TMS320 CPUs

## MULTIBUS I/O BOARDS



Analog and Digital Input/Output Boards for IEEE-796 Compatible Microcomputer Systems.

Burr-Brown offers a complete selection of general-purpose and specialfunction subsystem-level I/O boards for industrial, process, and laboratory data acquisition, monitoring, and control applications.

OFF-THE-SHELF SYSTEM SOLUTIONS
Burr-Brown Multibus boards can be configured into complete, high-performance I/O systems quickly and economically. Results? Cost-effective working systems in-place or ready for market in time to meet demanding application and customer schedules.

## MORE INFORMATION

You can get additional information on Multibus products from the Industrial Systems Products Group by calling (602) 746-1111.

## FEATURES

- Low cost
- Easy to program
- Memory or I/O mapped
- 48 -hour burn-in at $70^{\circ} \mathrm{C}$
- Analog outputs
- Relay outputs
- Isolated discrete inputs
- Analog inputs:

12-bit resolution
Software, resistor gain setting Low/high level signals
High-channel density
High speed
Input voltage protection, isolation

CROSS-REFERENCE INFORMATION

## HOW TO USE

The following table has been arranged for your convenience. Use it when you have another manufacturer's part and want to find the closest equivalent Burr-Brown part. Other manufacturers are listed alphabetically, with their model numbers listed alphanumerically within each company name.
We have listed has three levels of equivalency: P/P means Pin for Pin. The part is a true second source. F/E means Functional Equivalent. The model offers a very similar function and very similar performance, but is not pin for pin. C/P means Closest Part. The part has similar function and similar performance, but significant differences exist.
When you have identified the corresponding Burr-Brown model, see if its Product Data Sheet is in this book by using the Model Index on the inside front cover. For models not included in this Data Book, request the Product Data Sheet from your local Burr-Brown salesperson or representative. They are listed on the inside back cover.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model ${ }^{(1)}$ | Description | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Analog Devices | 433 | 4302 | Multifunction Converter | F/E |
| Analog Devices | 436 | 4204/4206 | Analog Divider | F/E |
| Analog Devices | 757 | LOG100 | Log Amp | F/E |
| Analog Devices | AD OP-07 | OPA27 | Op Amp | F/E |
| Analog Devices | AD OP-27 | OPA27 | Op Amp | P/P |
| Analog Devices | AD OP-37 | OPA37 | Op Amp | P/P |
| Analog Devices | AD101A | 3508J | Op Amp | C/P |
| Analog Devices | AD171 | 3582 | High Voltage Op Amp | C/P |
| Analog Devices | AD202 | 3656 | Isolation Amp | F/E |
| Analog Devices | AD202 | ISO102/106 | Isolation Amp | C/P |
| Analog Devices | AD202 | ISO120/121 | Isolation Amp | C/P |
| Analog Devices | AD204 | ISO102/106 | Isolation Amp | C/P |
| Analog Devices | AD210 | 3656 | Isolation Amp | F/E |
| Analog Devices | AD289 | 3650/56 | Isolation Amp | F/E |
| Analog Devices | AD289 | ISO100 | Isolation Amp | C/P |
| Analog Devices | AD289 | ISO102/106 | Isolation Amp | C/P |
| Analog Devices | AD293 | 3656 | Isolation Amp | F/E |
| Analog Devices | AD293 | 1SO102/106 | Isolation Amp | C/P |
| Analog Devices | AD294 | 3656 | Isolation Amp | F/E |
| Analog Devices | AD294 | ISO102/106 | Isolation Amp | C/P |
| Analog Devices | AD295 | 3656 | Isolation Amp | F/E |
| Analog Devices | AD346 | SHC804 | Sample/Hold | F/E |
| Analog Devices | AD363 | SDM854 | Data Acq System | C/P |
| Analog Devices | AD363 | SDM856 | Data Acq System | C/P |
| Analog Devices | AD363 | SDM857 | Data Acq System | C/P |
| Analog Devices | AD363 | SDM872 | Data Acq System | C/P |
| Analog Devices | AD364 | SDM873 | Microperipheral | C/P |
| Analog Devices | AD376 | ADC76 | A/D Converter | P/P |
| Analog Devices | AD380 | OPA605 | Op Amp | C/P |
| Analog Devices | AD381 | OPA606 | Op Amp | P/P |
| Analog Devices | AD382 | OPA605 | Op Amp | C/P |
| Analog Devices | AD389 | SHC76 | Sample/Hold | P/P |
| Analog Devices | AD503 | OPA121 | Op Amp | P/P |
| Analog Devices | AD504 | 3510 | Op Amp | F/E |
| Analog Devices | AD506 | OPA121 | Op Amp | P/P |
| Analog Devices | AD507 | 3508 | Op Amp | P/P |
| Analog Devices | AD509 | 3507 | Op Amp | P/P |
| Analog Devices | AD510 | OPA27 | Op Amp | P/P |
| Analog Devices | AD515 | AD515 | Op Amp | P/P |
| Analog Devices | AD517 | OPA27 | Op Amp | F/E |
| Analog Devices | AD518 | 3507 | Op Amp | F/E |
| Analog Devices | AD521 | INA101 | Precision Inst Amp | F/E |
| Analog Devices | AD524 | INA101 | Precision Inst Amp | F/E |
| Analog Devices | AD524 | INA102 | Precision Inst Amp | F/E |
| Analog Devices | AD524 | INA110 | Precision Inst Amp | P/P |
| Analog Devices | AD532 | MPY100 | Analog Multiplier | F/E |
| Analog Devices | AD533 | MPY100 | Analog Multiplier | F/E |
| Analog Devices | AD534 | MPY534 | Analog Multiplier | P/P |
| Analog Devices | AD535 | MPY534 | Analog Divider | F/E |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=P$ in for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, but not pin for pin. $C / P=$ Closest Part. Similar function and performance, with significant differences.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model(1) | Description | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Analog Devices | AD536 | 4341 | RMS/DC | F/E |
| Analog Devices | AD537 | VFC32 | V/F Converter | C/P |
| Analog Devices | AD539 | MPY634 | Wideband Analog Multiplier | C/P |
| Analog Devices | AD542 | OPA121/3542 | Op Amp | F/E |
| Analog Devices | AD544 | OPA606 | Op Amp | F/E |
| Analog Devices | AD545 | OPA121/111 | Op Amp | P/P |
| Analog Devices | AD547 | OPA111 | Op Amp | F/E |
| Analog Devices | AD548 | OPA111/121 | FET Op Amp | F/E |
| Analog Devices | AD549 | OPA128 | Op Amp, Electrometer FET | F/E |
| Analog Devices | AD565 | DAC80 | D/A Converter | C/P |
| Analog Devices | AD565 | DAC85H | D/A Converter | C/P |
| Analog Devices | AD565 | DAC87H | D/A Converter | C/P |
| Analog Devices | AD566 | DAC80 | D/A Converter | C/P |
| Analog Devices | AD566 | DAC85H | D/A Converter | C/P |
| Analog Devices | AD566 | DAC87H | D/A Converter | C/P |
| Analog Devices | AD567 | DAC811 | D/A Converter Latched | F/E |
| Analog Devices | AD569 | DAC709 | D/A Converter Latched | C/P |
| Analog Devices | AD572 | ADC84 | A/D Converter | F/E |
| Analog Devices | AD572 | ADC85H | A/D Converter | F/E |
| Analog Devices | AD574 | ADC574 | A/D Converter | P/P |
| Analog Devices | AD578 | ADC803 | A/D Converter | F/E |
| Analog Devices | AD581 | REF10 | Voltage Reference | C/P |
| Analog Devices | AD582 | SHC298 | Sample/Hold | C/P |
| Analog Devices | AD582 | SHC5320 | Sample/Hold | F/E |
| Analog Devices | AD583 | SHC5320 | Sample/Hold | F/E |
| Analog Devices | AD584 | REF101 | Voltage Reference | C/P |
| Analog Devices | AD585 | SHC5320 | Sample/Hold | F/E |
| Analog Devices | AD587 | REF10 | Voltage Reference | F/E |
| Analog Devices | AD587 | REF101 | Voltage Reference | F/E |
| Analog Devices | AD588 | REF101 | Voltage Reference | C/P |
| Analog Devices | AD606 | INA101 | Precision Inst Amp | F/E |
| Analog Devices | AD611 | OPA121 | Op Amp | F/E |
| Analog Devices | AD611/2/4 | 3606 | Programmable Gain IA | F/E |
| Analog Devices | AD611/2/4 | PGA200/201 | Programmable Gain IA | F/E |
| Analog Devices | AD624 | INA101 | Precision Inst Amp | F/E |
| Analog Devices | AD624 | INA102 | Precision Inst Amp | F/E |
| Analog Devices | AD624 | INA110 | Precision Inst Amp | P/P |
| Analog Devices | AD625 | INA101 | Precision Inst Amp | F/E |
| Analog Devices | AD632 | MPY100 | Analog Multiplier | F/E |
| Analog Devices | AD633 | MPY634 | Analog Multiplier | C/P |
| Analog Devices | AD642 | OPA2111 | Op Amp | C/P |
| Analog Devices | AD644 | OPA2111 | Op Amp | C/P |
| Analog Devices | AD647 | OPA2111 | Op Amp | F/E |
| Analog Devices | AD648 | OPA2111 | FET Op Amp, Dual | F/E |
| Analog Devices | AD650 | VFC320 | V/F Converter | C/P |
| Analog Devices | AD651 | VFC100 | V/F Converter Synchronized | P/P |
| Analog Devices | AD654 | VFC32 | V/F Converter | C/P |
| Analog Devices | AD667 | DAC811 | D/A Converter Latched | F/E |
| Analog Devices | AD683 | SHC803/804 | Sample/Hold | F/E |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=P$ in for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, but not pin for pin. $C / P=$ Closest $P$ art. Similar function and performance, with significant differences.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model ${ }^{(1)}$ | Description | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Analog Devices | AD693 | XTR101 | Two-Wire Current Loop Transmitter | F/E |
| Analog Devices | AD711 | OPA602 | FET Op Amp | P/P |
| Analog Devices | AD712 | OPA2111 | Dual 711 | C/P |
| Analog Devices | AD744 | OPA605 | Op Amp |  |
| Analog Devices | AD2700 | REF10 | Voltage Reference | C/P |
| Analog Devices | AD2701 | REF101 | Voltage Reference | C/P |
| Analog Devices | AD2702 | REF101 | Voltage Reference | C/P |
| Analog Devices | AD2710 | REF10 | Voltage Reference | F/E |
| Analog Devices | AD2712 | REF101 | Voltage Reference | C/P |
| Analog Devices | AD3554 | 3554 | Op Amp, Wide Bandwidth | P/P |
| Analog Devices | AD3860 | DAC811 | D/A Converter | C/P |
| Analog Devices | AD6012 | DAC80 | D/A Converter | C/P |
| Analog Devices | AD6012 | DAC85H | D/A Converter | C/P |
| Analog Devices | AD6012 | DAC87H | D/A Converter | C/P |
| Analog Devices | AD7501 | HI-508A | MUX | F/E |
| Analog Devices | AD7501 | MPC8S | MUX | F/E |
| Analog Devices | AD7502 | HI-509A | MUX | F/E |
| Analog Devices | AD7502 | MPC4D | MUX | F/E |
| Analog Devices | AD7506 | HI-506A | MUX | P/P |
| Analog Devices | AD7506 | MPC16S | MUX | P/P |
| Analog Devices | AD7507 | HI-507A | MUX | P/P |
| Analog Devices | AD7507 | MPC8D | MUX | P/P |
| Analog Devices | AD7521 | DAC85H | D/A Converter | C/P |
| Analog Devices | AD7521 | DAC7541A | D/A Converter | P/P |
| Analog Devices | AD7531 | DAC85H | D/A Converter | C/P |
| Analog Devices | AD7531 | DAC7541A | D/A Converter | P/P |
| Analog Devices | AD7541 | DAC7541A | D/A Converter | P/P |
| Analog Devices | AD7542 | DAC811 | D/A Converter Latched | C/P |
| Analog Devices | AD7545 | DAC7545 | D/A Converter Latched | P/P |
| Analog Devices | AD7546 | DAC706 | D/A Converter Latched | F/E |
| Analog Devices | AD7546 | DAC707 | D/A Converter Latched | F/E |
| Analog Devices | AD7548 | DAC811 | D/A Converter Latched | C/P |
| Analog Devices | ADADC80 | ADC80AG | A/D Converter | P/P |
| Analog Devices | ADADC84 | ADC84 | A/D Converter | P/P |
| Analog Devices | ADADC85 | ADC85 | A/D Converter | P/P |
| Analog Devices | ADC1103 | ADC803 | A/D Converter | F/E |
| Analog Devices | ADC1130 | ADC71/72 | A/D Converter | C/P |
| Analog Devices | ADC1131 | ADC71/72 | A/D Converter | C/P |
| Analog Devices | ADC1140 | ADC71/72 | A/D Converter | C/P |
| Analog Devices | ADC1140 | ADC76 | A/D Converter | C/P |
| Analog Devices | ADC1140 | PCM75 | A/D Converter | C/P |
| Analog Devices | ADLH0032 | OPA605 | Op Amp | C/P |
| Analog Devices | ADLH0033 | OPA633 | Voltage Buffer | F/E |
| Analog Devices | ADVFC32 | VFC32 | V/F Converter | P/P |
| Analog Devices | ADDAC71 | DAC71 | D/A Converter | P/P |
| Analog Devices | ADDAC71 | DAC700/703 | D/A Converter | P/P |
| Analog Devices | ADDAC72 | DAC72 | D/A Converter | P/P |
| Analog Devices | ADDAC72 | DAC700/703 | D/A Converter | P/P |
| Analog Devices | ADDAC80 | DAC80 | D/A Converter | P/P |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=$ Pin for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, butnotpinfor pin. $C / P=$ Closest Part. Similar function and performance, with significant differences.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model ${ }^{(1)}$ | Description Eq | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Analog Devices | ADDAC80 | DAC80P | D/A Converter | P/P |
| Analog Devices | ADDAC85 | DAC85H | D/A Converter | P/P |
| Analog Devices | ADDAC87 | DAC87H | D/A Converter | P/P |
| Analog Devices | CAV1210 | ADC600 | A/D Converter | F/E |
| Analog Devices | DAS1128 | SDM856 | Data Acq System | F/E |
| Analog Devices | DAS1128 | SDM873 | Data Acq System | F/E |
| Analog Devices | DAC1136 | DAC729+0729MC | D/A Converter | P/P |
| Analog Devices | HAS-050 | 3554 | Op Amp | C/P |
| Analog Devices | HAS-1202 | ADC803 | A/D Converter | F/E |
| Analog Devices | HAS-1202A | ADC803 | A/D Converter | C/P |
| Analog Devices | HDS1240 | DAC63 | D/A Converter | F/E |
| Analog Devices | HOS-050 | 3554 | Op Amp, Wide Bandwidth | C/P |
| Analog Devices | HOS-060 | 3554 | Op Amp, Wide Bandwidth | C/P |
| Analog Devices | HOS-100 | OPA633 | Buffer Amp, Wide Bandwidth | P/P |
| Analog Devices | HOS-200 | OPA633 | Buffer Amp, Wide Bandwidth | F/E |
| Analog Devices | HT0025 | SHC600 | Sample/Hold | F/E |
| Analog Devices | HTC0300 | SHC803 | Sample/Hold | F/E |
| Analog Devices | HTC0300 | SHC804 | Sample/Hold | P/P |
| Analog Devices | HTS0010 | SHC600 | Sample/Hold | F/E |
| Analog Devices | SHA1A | SHC85 | Sample/Hold | F/E |
| Analog Devices | SHA2A-5A | SHC804 | Sample/Hold | F/E |
| Analog Devices | SHA2A-5A | SHM60 | Sample/Hold | F/E |
| Analog Devices | SHA21 | SHC803 | Sample/Hold | F/E |
| Analog Devices | SHC85 | SHC85 | Sample/Hold | P/P |
| Analogic | MP1814 | DAC70 | D/A Converter | F/E |
| Analogic | MP1814 | DAC700/703 | D/A Converter | F/E |
| Analogic | MP1914 | DAC70 | D/A Converter | F/E |
| Analogic | MP1914 | DAC700/703 | D/A Converter | F/E |
| Analogic | MP6812 | SDM863 | Data Acq System | F/E |
| Analogic | MP6812 | SDM856/857 | Data Acq System | F/E |
| Analogic | MP6812 | SDM873 | Data Acq System | F/E |
| Analogic | MP8014 | ADC76 | A/D Converter | F/E |
| Analogic | MP8014 | PCM75 | A/D Converter | F/E |
| Analogic | MP8016 | ADC76 | A/D Converter | F/E |
| Analogic | MP8016 | PCM75 | A/D Converter | F/E |
| Analogic | MP8116 | DAC729 | D/A Converter | F/E |
| Analogic | MP8116 | DAC729 | D/A Converter | F/E |
| Analogic | MP8116 | DAC729 | D/A Converter | F/E |
| Apex | PA-01 | OPA511 | High Current O/A | P/P |
| Apex | PA-02 | OPA541 | Fast Power Op Amp | C/P |
| Apex | PA-07 | OPA512 | High Current O/A | C/P |
| Apex | PA-08 | 3583 | High Voltage O/A | C/P |
| Apex | PA-10 | OPA512 | Power Op Amp, Low Power ver PA-12 | 2 F/E |
| Apex | PA-11 | OPA511 | High Current O/A | P/P |
| Apex | PA-12 | OPA512 | High Current O/A | P/P |
| Apex | PA-51 | OPA501 | High Current O/A | P/P |
| Apex | PA-61 | OPA512 | Power Op Amp, Higher V ver PA-51 | C/P |
| Apex | PA-73 | 3573 | High Current O/A | P/P |
| Apex | PA-80/1/2 | 3580/81/82 | High Voltage Op Amp | P/P |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=\operatorname{Pin}$ for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, but not pin forpin. $C / P=$ Closest $P$ art. Similar function and performance, with significant differences.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model ${ }^{(1)}$ | Description | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Apex | PA83 | 3583 | High Voltage O/A | P/P |
| Apex | PA84 | 3584 | High Voltage O/A | P/P |
| Beckman | 877-80 | DAC80 | D/A Converter | $\therefore P / P$ |
| Beckman | 877-85 | DAC85H | D/A Converter | P/P |
| Beckman | 877-85 | DAC87H | D/A Converter | P/P |
| Beckman | 7580 | DAC80 | D/A Converter | P/P |
| Calex | 175 | INA101 | Inst Amp | F/E |
| Calex | 176J | INA101 | Inst Amp | F/E |
| Calex | 176K | INA101 | Inst Amp | F/E |
| Calex | 176L | INA101 | Inst Amp | F/E |
| Calex | 178 | INA101 | Inst Amp | F/E |
| Datel | ADC-EH12B3 | ADC803 | A/D Converter | C/P |
| Datel | ADC-HX12B | ADC84/85H | A/D Converter | P/P |
| Datel | ADC511 | ADC601 | D/A Converter | F/E |
| Datel | ADC810/811 | ADC803 | A/D Converter | F/E |
| Datel | ADC817/827 | ADC803 | A/D Converter | F/E |
| Datel | DAC-71 | DAC71 | D/A Converter | P/P |
| Datel | DAC-71 | DAC700/703 | D/A Converter | P/P |
| Datel | DAC-72 | DAC72 | D/A Converter | P/P |
| Datel | DAC-72 | DAC700/703 | D/A Converter | P/P |
| Datel | DAC-HF12 | DAC63 | D/A Converter | F/E |
| Datel | DAC-HF12B | DAC812 | D/A Converter | C/P |
| Datel | DAC-HK12B | DAC811 | D/A Converter Latched | F/E |
| Datel | DAC-HP16 | DAC71/72 | D/A Converter | P/P |
| Datel | DAC-HP16 | DAC701/703 | D/A Converter | P/P |
| Datel | DAC-HY12 | DAC80 | D/A Converter | P/P |
| Datel | DAC-HZ12B | DAC85H/87H | D/A Converter | P/P |
| Datel | DAC612 | DAC811 | D/A Converter Latched | C/P |
| Datel | HDAS-8 | SDM857 | Data Acq System | F/E |
| Datel | HDAS-16 | SDM857 | Data Acq System | F/E |
| Datel | MDAS-8D | SDM854 | Data Acq System | C/P |
| Datel | MDAS-8D | SDM856/857 | Data Acq System | C/P |
| Datel | MDAS-8D | SDM873 | Data Acq System | F/E |
| Datel | MDAS-16 | SDM872 | Data Acq System | C/P |
| Datel | MX-808 | HI-508A | MUX | P/P |
| Datel | MX-808 | MPC8S | MUX | P/P |
| Datel | MX-818 | MPC801 | MUX | P/P |
| Datel | MX-1606 | MPC16S | MUX | P/P |
| Datel | MX1616 | MPC800 | MUX | P/P |
| Datel | MXD-409 | HI-509A | MUX | P/P |
| Datel | MXD-409 | MPC4D | MUX | P/P |
| Datel | MXD-807 | HI-507A | MUX | P/P |
| Datel | MXD-807 | MPC8D | MUX | P/P |
| Datel | SHM-6 | SHC803/804 | Sample/Hold | C/P |
| Datel | SHM-6 | SHC5320 | Sample/Hold | C/P |
| Datel | SHM-9 | SHC85 | Sample/Hold | C/P |
| Datel | SHM-9 | SHC5320 | Sample/Hold | C/P |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=P$ in for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, but not pin forpin. $C / P=$ Closest $P$ art. Similar function and performance, with significant differences.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model ${ }^{(1)}$ | Description | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Datel | SHM-20 | SHC5320 | Sample/Hold | P/P |
| Datel | SHM360/361 | SHC601 | Sample/Hold | F/E |
| Datel | SHM-4860 | SHC803 | Sample/Hold | C/P |
| Datel | SHM-4860 | SHC804 | Sample/Hold | P/P |
| Datel | SHM-HU | SHC803 | Sample/Hold | C/P |
| Datel | SHM-HU | SHC804 | Sample/Hold | C/P |
| Datel | SHM-HU | SHM60 | Sample/Hold | C/P |
| Datel | SHM-IC-1 | SHC298 | Sample/Hold | C/P |
| Datel | SHM-IC-1 | SHC5320 | Sample/Hold | F/E |
| Datel | SHM-LM-2 | SHC298 | Sample/Hold | P/P |
| DDC | ADC00401 | ADC803 | A/D Converter | F/E |
| DDC | ADC00403 | ADC803 | A/D Converter | F/E |
| DDC | ADC4450 | ADC803 | A/D Converter | F/E |
| DDC | ADH-051 | ADC803 | A/D Converter | C/P |
| DDC | ADH8516 | ADC803 | A/D Converter | F/E |
| DDC | ADH8585 | ADC85H | A/D Converter | P/P |
| DDC | ADH8586 | ADC85H | A/D Converter | F/E |
| DDC | ADH8586 | ADC87H | A/D Converter | F/E |
| DDC | DAC-S | DAC85H | D/A Converter Latched | P/P |
| DDC | DAC-SL | DAC811 | D/A Converter Latched | F/E |
| DDC | DAC87 | DAC87H | D/A Converter Latched | P/P |
| DDC | DAC02701 | DAC811 | D/A Converter Latched | F/E |
| DDC | THA-0523 | SHC803 | Sample/Hold | F/E |
| DDC | THA-0523 | SHC804 | Sample/Hold | P/P |
| Elantek | EL2003 | OPA633 | Voltage Buffer | P/P |
| Elantek | EL2007 | OPA541 | Fast Power Amp | C/P |
| Harris | HA-2400 | OPA201 | Op Amp | C/P |
| Harris | HA-2420 | SHC5320 | Sample/Hold | C/P |
| Harris | HA-2425 | SHC5320 | Sample/Hold | C/P |
| Harris | HA-2500 | 3507 | Op Amp | F/E |
| Harris | HA-2510 | 3507 | Op Amp | F/E |
| Harris | HA-2520 | 3507 | Op Amp | P/P |
| Harris | HA-2539 | OPA605 | Op Amp | C/P |
| Harris | HA-2540 | OPA605 | Op Amp | C/P |
| Harris | HA-2541 | OPA605 | Op Amp | C/P |
| Harris | HA-2542 | OPA605 | Op Amp | C/P |
| Harris | HA-2600 | 3507 | Op Amp | C/P |
| Harris | HA-2620 | 3508 | Op Amp | P/P |
| Harris | HA-2630 | 3553 | Buffer | C/P |
| Harris | HA-2640/45 | OPA445 | Op Amp, High Voltage, Low Current | C/P |
| Harris | HA-2650 | OPA2111 | Op Amp | C/P |
| Harris | HA-4156 | OPA404 | Op Amp | C/P |
| Harris | HA-4741 | OPA404 | Op Amp | C/P |
| Harris | HA-5002 | OPA633 | Voltage Buffer | C/P |
| Harris | HA-5033 | OPA633 | Voltage Buffer | P/P |
| Harris | HA-5062 | OPA2111 | Op Amp | C/P |
| Harris | HA-5064 | OPA404 | Op Amp | F/E |
| Harris | HA-5082 | OPA2111 | Op Amp | F/E |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=$ Pin for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, but not pin forpin. $C / P=$ Closest Part. Similar function and performance, with significant differences.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model ${ }^{(1)}$ | Description | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Harris | HA-5084 | OPA404 | Op Amp | F/E |
| Harris | HA-5100 | OPA606 | Op Amp | C/P |
| Harris | HA-5102 | OPA2111 | Op Amp | C/P |
| Harris | HA-5104 | OPA404 | Op Amp | F/E |
| Harris | HA-5110 | 3551 | Op Amp | F/E |
| Harris | HA-5112 | OPA2111 | Op Amp | C/P |
| Harris | HA-5114 | OPA404 | Op Amp | FIE |
| Harris | HA-513/-35 | OPA27 | Op Amp | F/E |
| Harris | HA-5141 | OPA21 | Op Amp | C/P |
| Harris | HA-5142 | OPA2111 | Op Amp | C/P |
| Harris | HA-5144 | OPA404 | Op Amp | C/P |
| Harris | HA-5147 | OPA37 | Op Amp | F/E |
| Harris | HA-5160 | OPA602 | Op Amp, Fast FET | F/E |
| Harris | HA-5170 | OPA111 | Op Amp | F/E |
| Harris | HA-5180 | OPA111 | Op Amp | P/P |
| Harris | HA-5190 | OPA605 | Op Amp | C/P |
| Harris | HA-5320 | SHC5320 | Sample/Hold | P/P |
| Harris | HA-5330 | SHC803 | Sample/Hold | C/P |
| Harris | HA-OP07 | OPA27 | Op Amp | F/E |
| Harris | HA-OP27 | OPA27 | Op Amp | P/P |
| Harris | HA-OP37 | OPA37 | Op Amp | P/P |
| Harris | H1-506 | H1-506A | MUX | P/P |
| Harris | H-506 | MPC16S | MUX | P/P |
| Harris | Hi-507 | H1-507A | MUX | P/P |
| Harris | HI-507 | MPC8D | MUX | P/P |
| Harris | H-508 | H1-508A | MUX | P/P |
| Harris | H-508 | MPC8S | MUX | P/P |
| Harris | H-509 | H1-509A | mux | P/P |
| Harris | H-509 | MPC4D | MUX | P/P |
| Harris | H-516 | MPC800 | MUX | P/P |
| Harris | H-518 | MPC801 | MUX | P/P |
| Harris | HI-574A | ADC574A | A/D Converter | P/P |
| Harris | HI-674A | ADC674A | A/D Converter | P/P |
| Harris | HI-5660 | DAC80 | D/A Converter | C/P |
| Harris | H1-5660 | DAC85H/87H | D/A Converter | C/P |
| Harris | H1-5680 | DAC80 | D/A Converter | P/P |
| Harris | HI-5680 | DAC80 | D/A Converter | P/P |
| Harris | HI-5685 | DAC85H | D/A Converter | P/P |
| Harris | H-5687 | DAC87H | D/A Converter | P/P |
| Harris | H1-5690 | DAC80 | D/A Converter | C/P |
| Harris | H1-5695 | DAC85H/87H | D/A Converter | C/P |
| Harris | HI-5811 | DAC811 | D/A Converter | P/P |
| Harris | HI-DAC16 | DAC71/72 | D/A Converter | F/E |
| Harris | HI-DAC16 | DAC700/703 | D/A Converter | F/E |
| Harris | LF353 | OPA2111 | Op Amp | P/P |
| Harris | LM118 | 3507 | Op Amp | C/P |
| Hybrid | DAC331 | DAC7541A | D/A Converter | F/E |
| Hybrid | DAC336-12 | DAC811 | D/A Converter Latched | F/E |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=P$ in for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, but not pin for pin. $\mathrm{C} / \mathrm{P}=$ Closest Part. Similar function and performance, with significant differences.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model ${ }^{(1)}$ | Description | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Hybrid | DAC347 | DAC7541A | D/A Converter | F/E |
| Hybrid | DAC377 | DAC729 | D/A Converter | C/P |
| Hybrid | DAC391 | DAC812 | D/A Converter | C/P |
| Hybrid | DAC9332-16 | DAC708/709 | D/A Converter Latched | F/E |
| Hybrid | DAC9349 | DAC80 | D/A Converter | C/P |
| Hybrid | DAC9377 | DAC705/707 | D/A Converter Latched | F/E |
| Hybrid | HS346 | SHC85 | Sample/Hold | C/P |
| Hybrid | HS346 | SHC5320 | Sample/Hold | C/P |
| Hybrid | HS3120 | DAC811 | D/A Converter Latched | F/E |
| Hybrid | HS3160 | DAC700/703 | D/A Converter | C/P |
| Hybrid | HS3860 | DAC811 | D/A Converter Latched | F/E |
| Hybrid | HS7541 | DAC7541A | D/A Converter | P/P |
| Hybrid | HS7545 | DAC7545 | D/A Converter Latched | P/P |
| Hybrid | HS9338 | DAC811 | D/A Converter Latched | F/E |
| Hybrid | HS9377 | DAC707 | D/A Converter Latched | F/E |
| Hybrid | HS9378 | DAC707 | D/A Converter Latched | F/E |
| Hybrid | HS9410 | SDM872 | Data Acq System | C/P |
| Hybrid | HS9576 | ADC76 | A/D Converter | P/P |
| Hybrid | HSDAC80 | DAC80 | D/A Converter | P/P |
| Hybrid | HSDAC87 | DAC87H | D/A Converter | P/P |
| Hybrid | HSDAC87 | DAC811 | D/A Converter | F/E |
| Hytek | HY6110 | PGA200 | Precision Prog Gain Amp | C/P |
| Hytek | HY6110 | PGA100/102 | Precision Prog Gain Amp | C/P |
| Intech | AD1201 | ADC601 | A/D Converter | F/E |
| Intersil | AD7521 | DAC7541A | D/A Converter | P/P |
| Intersil | AD7531 | DAC7541A | D/A Converter | P/P |
| Intersil | AD7541 | DAC7541A | D/A Converter | P/P |
| Intersil | ICH8515 | OPA541 | Power Op Amp | C/P |
| Intersil | ICL7134 | DAC708/709 | D/A Converter Latched | C/P |
| Intersil | ICL7145 | DAC705/707 | D/A Converter Latched | C/P |
| Intersil | ICL7146 | DAC811 | D/A Converter Latched | C/P |
| Intersil | ICL7605/06 | INA102 | Precision Inst Amp | F/E |
| Intersil | ICL7605/06 | INA101 | Precision Inst Amp | F/E |
| Intersil | 1H5108 | H1-508A | MUX | P/P |
| Intersil | 1H5108 | MPC8S | mux | P/P |
| Intersil | 1H5108 | MPC801 | MUX | F/E |
| Intersil | 1H5110-15 | SHC298 | Sample/Hold | C/P |
| Intersil | 1H5208 | HI-507A | MUX | P/P |
| Intersil | 1H5208 | MPC4D | MUX | P/P |
| Intersil | 1H5208 | MPC801 | MUX | F/E |
| Intersil | 1H6108 | H1-508A | MUX | P/P |
| Intersil | 1H6108 | MPC8S | MUX | P/P |
| Intersil | $1 \mathrm{H6108}$ | MPC801 | MUX | F/E |
| Intersil | 1H6116 | H1-506A | MUX | P/P |
| Intersil | 1H6116 | MPC16S | MUX | P/P |
| Intersil | 1H6116 | MPC800 | MUX | F/E |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=\operatorname{Pin}$ for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, but not pin forpin. $C / P=C$ losest $P$ art. Similar function and performance, with significant differences.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model( ${ }^{(1)}$ | Description | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Intersil | IH6216 | HI-507A | MUX | P/P |
| Intersil | IH6216 | MPC8D | MUX | P/P |
| LTC | LF155A | OPA156A | Op Amp | P/P |
| LTC | LF156A | OPA156A | Op Amp | P/P |
| LTC | LH2108A | OPA2111 | Op Amp | C/P |
| LTC | LM101A | 3510 | Op Amp | C/P |
| LTC | LM107 | 3510 | Op Amp | C/P |
| LTC | LM108 | OPA21 | Op Amp | C/P |
| LTC | LM118 | 3507 | Op Amp | F/E |
| LTC | LT118A | 3507 | Op Amp | F/E |
| LTC | LT1001 | OPA27 | Op Amp | F/E |
| LTC | LT1002 | OPA2111 | Op Amp | C/P |
| LTC | LT1007 | OPA27 | Op Amp | P/P |
| LTC | LT1008 | OPA21 | Op Amp | C/P |
| LTC | LT1010 | OPA633 | Voltage Buffer | C/P |
| LTC | LT1012 | OPA21 | Op Amp | C/P |
| LTC | LT1013 | OPA2111 | Op Amp | C/P |
| LTC | LT1014 | OPA404 | Quad Op Amp | C/P |
| LTC | LT1019XX-10 | REF10 | Voltage Reference | C/P |
| LTC | LT1021 | REF10 | Voltage Reference | F/E |
| LTC | LT1022 | OPA606 | Op Amp | P/P |
| LTC | LT1023 | OPA606 | Op Amp | C/P |
| LTC | LT1024 | OPA2111 | Op Amp | C/P |
| LTC | LT1028 | OPA27 | Op Amp |  |
| LTC | LT1037 | OPA37 | Op Amp | P/P |
| LTC | LT1055 | OPA606 | Op Amp | P/P |
| LTC | LT1056 | OPA606 | Op Amp | P/P |
| LTC | LT1057 | OPA2111 | Dual Op Amp, FET | C/P |
| LTC | LT1058 | OPA404 | Quad Op Amp, FET | F/E |
| LTC | OP 05 | OPA27 | Op Amp | F/E |
| LTC | OP 07 | OPA27 | Op Amp | F/E |
| LTC | OP 15 | OPA606 | Op Amp | P/P |
| LTC | OP 16 | OPA606 | Op Amp | P/P |
| LTC | OP 27 | OPA27 | Op Amp | P/P |
| LTC | OP 37 | OPA37 | Op Amp | P/P |
| LTC | OP 227 | OPA2111 | Op Amp | C/P |
| LTC | OP 237 | OPA2111 | Op Amp | C/P |
| LTC | REF-01 | REF10 | Voltage Reference | F/E |
| Maxim | AD565 | DAC80 | D/A Converter | C/P |
| Maxim | AD7521 | DAC7541A | D/A Converter | P/P |
| Maxim | AD7531 | DAC7541A | D/A Converter | P/P |
| Maxim | AD7541 | DAC7541A | D/A Converter | P/P |
| Maxim | AD7541A | DAC7541A | D/A Converter | P/P |
| Maxim | AD7545 | DAC7545 | D/A Converter | P/P |
| Maxim | AM6012 | DAC80 | D/A Converter | C/P |
| Maxim | BB3553 | 3553 | Voltage Buffer | P/P |
| Maxim | BB3554 | 3554 | Op Amp, Wide Bandwidth | P/P |
| Maxim | HI-0508 | HI-508A | MUX | P/P |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=P$ in for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, but not pin for pin. $\mathrm{C} / \mathrm{P}=\mathrm{Closest} \mathrm{Part}$. Similar function and performance, with significant differences.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model ${ }^{(1)}$ | Description | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Maxim | HI-0509 | HI-508A | MUX | P/P |
| Maxim | LH0101 | OPA541 | Power Op Amp | C/P |
| Maxim | MAX358 | HI-508A | MUX | P/P |
| Maxim | MAX359 | HI-509A | MUX | P/P |
| Micro Networks | DACHK | DAC811 | D/A Converter Latched | F/E |
| Micro Networks | MN0300A | SHC803/804 | Sample/Hold | F/E |
| Micro Networks | MN375/376 | SHC803/804 | Sample/Hold | F/E |
| Micro Networks | MN379 | SHC600 | Sample/Hold | F/E |
| Micro Networks | MN574A | ADC574A | A/D Converter | P/P |
| Micro Networks | MN2020 | PGA100/102 | Precision Prog Gain AMP | C/P |
| Micro Networks | MN2020 | PGA200 | Precision Prog Gain AMP | C/P |
| Micro Networks | MN3300 | DAC71/72 | D/A Converter | P/P |
| Micro Networks | MN3300 | DAC700/703 | D/A Converter | P/P |
| Micro Networks | MN3310 | DAC71/72 | D/A Converter | P/P |
| Micro Networks | MN3310 | DAC700/703 | D/A Converter | P/P |
| Micro Networks | MN3660 | DAC811 | D/A Converter Latched | C/P |
| Micro Networks | MN3850 | DAC85H/87H | D/A Converter | P/P |
| Micro Networks | MN3860 | DAC811 | D/A Converter Latched | F/E |
| Micro Networks | MN5200 | ADC84/85H | A/D Converter | F/E |
| Micro Networks | MN5210-14 | ADC84/85 | A/D Converter | F/E |
| Micro Networks | MN5245 | ADC803 | A/D Converter | F/E |
| Micro Networks | MN5245/46 | ADC601 | A/D Converter | F/E |
| Micro Networks | MN5280/82 | ADC71/72 | A/D Converter | C/P |
| Micro Networks | MN5290/91 | ADC76 | A/D Converter | C/P |
| Micro Networks | MN5610 | ADC84/85H | A/D Converter | F/E |
| Micro Networks | MN7100 | SDM872 | Data Acq System | F/E |
| Micro Networks | MN7130 | MP22/32 | Microperipheral | F/E |
| Micro Networks | MN7150 | SDM873 | Data Acq System | F/E |
| Micro Networks | MN7150 | SDM872 | Data Acq System | F/E |
| Micro Networks | MNADC80 | ADC80 | A/D Converter | P/P |
| Micro Networks | MNADC84/85 | ADC84/85H | A/D Converter | P/P |
| Micro Networks | MNADC87 | ADC87H | A/D Converter | P/P |
| Micro Networks | MNDAC80 | DAC80 | D/A Converter | P/P |
| Micro Networks | MNDAC80 | DAC800 | D/A Converter | P/P |
| Micro Networks | MNDAC85 | DAC85H/87H | D/A Converter | P/P |
| Micro Networks | MNDAC87 | DAC87H | D/A Converter | P/P |
| Micro Networks | MNDAC88 | DAC811 | D/A Converter Latched | F/E |
| Micro Power Systems | MP574 | ADC574A | A/D Converter | P/P |
| Micro Power Systems | MP7506 | HI-506A | MUX | P/P |
| Micro Power Systems | MP7506 | MPC16S | MUX | P/P |
| Micro Power Systems | MP7507 | HI-507A | MUX | P/P |
| Micro Power Systems | MP7507 | MPC8D | MUX | P/P |
| Micro Power Systems | MP7508 | HI-508A | MUX | P/P |
| Micro Power Systems | MP7508 | MPC8S | MUX | P/P |
| Micro Power Systems | MP7509 | HI-509A | MUX | P/P |
| Micro Power Systems | MP7509 | MPC4D | MUX | P/P |
| Micro Power Systems | MP7531 | DAC7541A | D/A Converter | P/P |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=P$ in for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, but not pinforpin. $C / P=C$ losest $P$ art. Similar function and performance, with significant differences.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model ${ }^{(1)}$ | Description | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Micro Power Systems | MP7541A | DAC7541A | D/A Converter | P/P |
| Micro Power Systems | MP7542 | DAC7545 | D/A Converter Latched | C/P |
| Micro Power Systems | MP7545 | DAC7541A | D/A Converter | P/P |
| Micro Power Systems | MP7616 | DAC700/703 | D/A Converter | C/P |
| Micro Power Systems | MP7621 | DAC7541A | D/A Converter | P/P |
| Micro Power Systems | MP7622 | DAC7545 | D/A Converter Latched | C/P |
| Micro Power Systems | MP7623 | DAC7541A | D/A Converter | P/P |
| Micro Power Systems | MP9331-16 | DAC708/709 | D/A Converter Latched | F/E |
| Micro Power Systems | MP9377-16 | DAC705/707 | D/A Converter Latched | F/E |
| Micro Power Systems | REF10 | REF10 | Voltage Reference | P/P |
| National Semiconductor | AD7521 | DAC7541A | D/A Converter | P/P |
| National Semiconductor | AD7531 | DAC7541A | D/A Converter | P/P |
| National Semiconductor | ADC1080 | ADC80 | A/D Converter | P/P |
| National Semiconductor | ADC1280 | ADC80 | A/D Converter | P/P |
| National Semiconductor | DAC1208 | DAC811 | D/A Converter Latched | F/E |
| National Semiconductor | DAC1218 | DAC7541A | D/A Converter | F/E |
| National Semiconductor | DAC1219 | DAC7541A | D/A Converter | F/E |
| National Semiconductor | DAC1230 | DAC811 | D/A Converter Latched | F/E |
| National Semiconductor | DAC1280 | DAC80 | D/A Converter | P/P |
| National Semiconductor | DAC1280 | DAC80 | D/A Converter | P/P |
| National Semiconductor | DAC1285 | DAC85H/87H | D/A Converter | P/P |
| National Semiconductor | DAC1286 | DAC80 | D/A Converter | P/P |
| National Semiconductor | DAC1287 | DAC85H/87H | D/A Converter | P/P |
| National Semiconductor | LF155A | OPA156A | Op Amp | P/P |
| National Semiconductor | LF156A | OPA156A | Op Amp | P/P |
| National Semiconductor | LF157A | OPA606 | Op Amp | F/E |
| National Semiconductor | LF198-398 | SHC298 | Sample/Hold | P/P |
| National Semiconductor | LF351 | OPA156A | Op Amp | P/P |
| National Semiconductor | LF353 | OPA2111 | Op Amp | C/P |
| National Semiconductor | LF400C | OPA606 | Op Amp | F/E |
| National Semiconductor | LF411 | OPA602 | Op Amp | P/P |
| National Semiconductor | LF412A | OPA2111 | Op Amp | F/E |
| National Semiconductor | LF441A | OPA121 | Op Amp | F/E |
| National Semiconductor | LF442A | OPA2111 | Op Amp | F/E |
| National Semiconductor | LF444A | OPA404 | Op Amp | P/P |
| National Semiconductor | LF11508 | HI-508A | MUX | P/P |
| National Semiconductor | LF11509 | HI-509A | MUX | P/P |
| National Semiconductor | LF13741 | OPA121 | Op Amp | P/P |
| National Semiconductor | LH0002 | 3553 | Buffer | C/P |
| National Semiconductor | LH0003 | 3507 | Op Amp | C/P |
| National Semiconductor | LH0004 | 3580 | Op Amp | C/P |
| National Semiconductor | LH0005 | OPA605 | Op Amp | C/P |
| National Semiconductor | LH0022 | OPA121 | Op Amp | P/P |
| National Semiconductor | LH0023 | SHC298 | Sample/Hold | C/P |
| National Semiconductor | LH0024 | 3551 | Op Amp | F/E |
| National Semiconductor | LH0032 | OPA605 | Op Amp | C/P |
| National Semiconductor | LH0033 | OPA633 | Voltage Buffer | F/E |
| National Semiconductor | LH0042 | OPA121 | Op Amp | P/P |
| National Semiconductor | LH0043 | SHC298 | Sample/Hold | C/P |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=P$ in for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, but not pin for pin. $\mathrm{C} / \mathrm{P}=$ Closest Part . Similar function and performance, with significant differences.

## CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model( ${ }^{(1)}$ | Description | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| National Semiconductor | LH0044 | OPA27 | Op Amp | F/E |
| National Semiconductor | LH0052 | OPA111 | Op Amp | P/P |
| National Semiconductor | LH0053 | SHC85 | Sample/Hold | F/E |
| National Semiconductor | LH0053 | SHC5320 | Sample/Hold | C/P |
| National Semiconductor | LH0063 | 3553 | Op Amp | F/E |
| National Semiconductor | LH0084 | PGA200/201 | Precision Prog Gain AMP | F/E |
| National Semiconductor | LH0086 | PGA100/102 | Precision Prog Gain AMP | F/E |
| National Semiconductor | LH0101 | OPA541 | High-Current Op Amp | C/P |
| National Semiconductor | LH740A | OPA121 | Op Amp | P/P |
| National Semiconductor | LH2011 | OPA2111 | Op Amp | C/P |
| National Semiconductor | LH2101A | OPA2111 | Op Amp | C/P |
| National Semiconductor | LH2108A | OPA2111 | Op Amp | C/P |
| National Semiconductor | LH4001 | OPA633 | Voltage Buffer | C/P |
| National Semiconductor | LM11 | OPA21 | Op Amp | C/P |
| National Semiconductor | LM12 | OPA541 | High Current Op Amp | C/P |
| National Semiconductor | LM101A | 3510 | Op Amp | C/P |
| National Semiconductor | LM107 | 3510 | Op Amp | C/P |
| National Semiconductor | LM108A | OPA21 | Op Amp | C/P |
| National Semiconductor | LM112 | 3510 | Op Amp | C/P |
| National Semiconductor | LM118 | 3507 | Op Amp | C/P |
| National Semiconductor | LM131/331 | VFC32 | V/F Converter | C/P |
| National Semiconductor | LM143 | 3580 | Op Amp | C/P |
| National Semiconductor | LM144 | 3580 | Op Amp | C/P |
| National Semiconductor | LM158A/358 | OPA2111 | Op Amp | C/P |
| National Semiconductor | LM163 | INA101 | Precision Inst Amp | F/E |
| National Semiconductor | LM163 | INA102 | Precision Inst Amp | F/E |
| National Semiconductor | LM216A | OPA21 | Op Amp | C/P |
| National Semiconductor | LM363 | INA101HP | Precision Inst Amp | F/E |
| National Semiconductor | LM607 | OPA27/37 | Op Amp | C/P |
| National Semiconductor | LM675 | OPA511 | High Current Op Amp | C/P |
| National Semiconductor | LM709A | 3507 | Op Amp | C/P |
| National Semiconductor | LM725A | 3510 | Op Amp | F/E |
| National Semiconductor | LM747A | OPA2111 | Op Amp | C/P |
| National Semiconductor | LM748 | 3510 | Op Amp | C/P |
| National Semiconductor | LM837 | OPA404 | Op Amp, Quad | C/P |
| National Semiconductor | LM1558 | OPA2111 | Op Amp | C/P |
| National Semiconductor | LM2904 | OPA2111 | Op Amp | C/P |
| National Semiconductor | LMC660 | OPA404 | CMOS Quad | C/P |
| PMI | AMP-01 | INA101 | Precision Inst Amp | F/E |
| PMI | AMP-01 | INA102 | Precision Inst Amp | F/E |
| PMI | AMP-05 | INA110 | Precision Inst Amp | F/E |
| PMI | MUX08 | HI-508A | MUX | P/P |
| PMI | MUX08 | MPC8S | MUX | P/P |
| PMI | MUX16 | HI-506A | MUX | P/P |
| PMI | MUX16 | MPC16S | MUX | P/P |
| PMI | MUX24 | H-509A | MUX | P/P |
| PMI | MUX24 | MPC4D | MUX | P/P |
| PMI | MUX28 | H-507A | mux | P/P |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=\operatorname{Pin}$ for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, but not pinforpin. $C / P=$ Closest $P$ art. Similar function and performance, with significant differences.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model ${ }^{(4)}$ | Description | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| PMI | MUX28 | MPC8D | MUX | P/P |
| PMI | OP-01 | OPA606 | Op Amp | C/P |
| PMI | OP-04 | OPA2111 | Op Amp | C/P |
| PMI | OP-05 | OPA27 | Op Amp | F/E |
| PMI | OP-06 | OPA37 | Op Amp | C/P |
| PMI | OP-07 | OPA27 | Op Amp | F/E |
| PMI | OP-08 | OPA111 | Op Amp | C/P |
| PMI | OP-10 | OPA2111 | Op Amp | CIP |
| PMI | OP-12 | OPA21 | Op Amp | F/E |
| PMI | OP-14 | OPA2111 | Op Amp | C/P |
| PMI | OP-15 | OPA606 | Op Amp | P/P |
| PMI | OP-16 | OPA606 | Op Amp | P/P |
| PMI | OP-17 | OPA606 | Op Amp | F/E |
| PMI | OP-20 | OPA21 | Op Amp | C/P |
| PMI | OP-21 | OPA21 | Op Amp | P/P |
| PMI | OP-27 | OPA27 | Op Amp | P/P |
| PMI | OP-37 | OPA37 | Op Amp | P/P |
| PMI | OP-41 | OPA111 | Op Amp, FET | F/E |
| PMI | OP-42 | OPA602 | FET Op Amp, Fast | F/E |
| PMI | OP-43 | OPA111 | Op Amp, FET | F/E |
| PMI | OP-50 | OPA27 | Op Amp | C/P |
| PMI | OP-77 | OPA27 | Op Amp, Precision Bipolar | C/P |
| PMI | OP-80 | OPA128 | Op Amp, Electrometer FET | F/E |
| PMI | OP-90 | OPA21 | Op Amp, Micropower | C/P |
| PMI | OP-207 | OPA2111 | Op Amp | C/P |
| PMI | OP-215 | OPA2111 | Op Amp | C/P |
| PMI | OP-220 | OPA2111 | Op Amp | C/P |
| PMI | OP-221 | OPA2111 | Op Amp, Dual Low Power | C/P |
| PMI | OP-227 | OPA2111 | Op Amp, Dual OP-27 | C/P |
| PMI | OP-400 | OPA404 | Quad Op Amp | C/P |
| PMI | OP-420 | OPA404 | Op Amp, Quad Low Power | C/P |
| PMI | OP-421 | OPA404 | Op Amp, Quad Low Power | C/P |
| PMI | OP-470 | OPA404 | Quad Low Noise Op Amp | C/P |
| PMI | PM108A | OPA21 | Op Amp | F/E |
| PMI | PM155A | OPA156A | Op Amp | P/P |
| PMI | PM156A | OPA156A | Op Amp | P/P |
| PMI | PM157A | OPA606 | Op Amp | F/E |
| PMI | PM725 | OPA27 | Op Amp | F/E |
| PMI | PM747 | OPA2111 | Op Amp | C/P |
| PMI | PM2108A | OPA2111 | Op Amp | C/P |
| PMI | PM7541 | DAC7541A | D/A | P/P |
| PMI | PM7545 | DAC7545 | D/A | P/P |
| PMI | PM8012 | DAC8012 | D/A | P/P |
| PMI | REF10 | REF10 | Voltage Reference | P/P |
| PMI | SMP-10 | SHC298 | Sample/Hold | F/E |
| PMI | SMP-11 | SHC298 | Sample/Hold | F/E |
| PMI | SMP-81 | SHC5320 | Sample/Hold | C/P |
| Raytheon | LM101A | 3510 | Op Amp | C/P |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=P$ in for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, but not pin for pin. $\mathrm{C} / \mathrm{P}=$ Closest Part. Similar function and performance, with significant differences.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown Model ${ }^{(1)}$ | Description | Equivalency ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Raytheon | LM358 | OPA2111 | Op Amp | C/P |
| Raytheon | OP-05 | OPA27 | Op Amp | F/E |
| Raytheon | OP-07 | OPA27 | Op Amp | F/E |
| Raytheon | OP-27 | OPA27 | Op Amp | P/P |
| Raytheon | OP-37 | OPA37 | Op Amp | P/P |
| Raytheon | OP-47 | OPA37 | Op Amp | F/E |
| Raytheon | RC714 | OPA27 | Op Amp | P/P |
| Raytheon | RC747 | OPA2111 | Op Amp | C/P |
| Raytheon | RC1458 | OPA2111 | Op Amp | C/P |
| Raytheon | RC2041 | OPA2111 | Op Amp | C/P |
| Raytheon | RC2043 | OPA2111 | Op Amp | C/P |
| Raytheon | RC3078 | OPA21 | Op Amp | C/P |
| Raytheon | RC4136 | OPA404 | Op Amp | C/P |
| Raytheon | RC4153 | VFC320 | V/F Converter | C/P |
| Raytheon | RC4156 | OPA404 | Op Amp | C/P |
| Raytheon | RC4558 | OPA2111 | Op Amp | C/P |
| Raytheon | RC4559 | OPA2111 | Op Amp | C/P |
| Raytheon | RC4560 | OPA2111 | Op Amp | C/P |
| Raytheon | RC4562 | OPA2111 | Op Amp | C/P |
| Raytheon | RC4739 | OPA2111 | Op Amp | C/P |
| Raytheon | RC5532 | OPA2111 | Op Amp | C/P |
| Raytheon | RC5534 | OPA37 | Op Amp | F/E |
| Siliconix | DG506 | HI-506A | MUX | P/P |
| Siliconix | DG506 | MPC16S | MUX | P/P |
| Siliconix | DG507 | HI-507A | MUX | P/P |
| Siliconix | DG507 | MPC8D | MUX | P/P |
| Siliconix | DG508 | HI-508A | MUX | P/P |
| Siliconix | DG508 | MPC8S | MUX | P/P |
| Siliconix | DG509 | HI-509A | MUX | P/P |
| Siliconix | DG509 | MPC4D | MUX | P/P |
| Sprague | VLN-3755 | OPA2541 | Power Op Amp, Dual | C/P |
| Teledyne-Philbrick | 1480 | 3583 | High Voltage O/A | P/P |
| Teledyne-Philbrick | TP4002 | DAC71/72H | D/A Converter | F/E |
| Teledyne-Philbrick | TP4002 | DAC701/703 | D/A Converter | F/E |
| Teledyne-Philbrick | TP4160 | ADC10HT | A/D Converter | F/E |
| Teledyne-Philbrick | TP4855 | SHC803 | Sample/Hold | F/E |
| Teledyne-Philbrick | TP4860 | SHC803 | Sample/Hold | F/E |
| Teledyne-Philbrick | TP4860 | SHC804 | Sample/Hold | P/P |
| Teledyne-Philbrick | TPADC85 | ADC84/85H | A/D Converter | P/P |
| Teledyne-Philbrick | TPADC87 | ADC87H | A/D Converter | P/P |
| VTC | VA033 | OPA633 | Voltage Buffer, Wideband | P/P |
| Zeltex | ADA160Q | DAC729 | D/A Converter | F/E |
| Zeltex | ZAD354 | DAC71/72 | D/A Converter | F/E |
| Zeltex | ZAD7100 | ADC803 | A/D Converter | F/E |
| Zeltex | ZAD7400 | ADC76 | A/D Converter | F/E |
| Zeltex | ZAD8000 | DAC70BH | D/A Converter | F/E |
| Zeltex | ZAD8000 | DAC700/702 | D/A Converter | F/E |

NOTES: (1) See Model Index, inside front cover. (2) P/P = Pin for Pin. A true second source. $F / E=$ Functional Equivalent. Very. similar function and performance, but not pin forpin. $\mathrm{C} / \mathrm{P}=$ Closest Part . Similar function and performance, with significant differences.

CROSS-REFERENCE INFORMATION

| Company | Model | Burr-Brown <br> Model(1) | Description | Equivalency |
| :--- | :--- | :--- | :--- | :--- |
| Zeltex | ZD354 | DAC71/72 | D/A Converter |  |
| Zeltex | ZD354 | DAC700/702 | D/A Converter | F/E |
| Zeltex | ZD364 | DAC71/72 | D/A Converter | F/E |
| Zeltex | ZD364 | DAC701/703 | D/A Converter | F/E |
| Zeltex | ZD384 | DAC71/72 | D/A Converter | F/E |
| Zeltex | ZD384 | DAC701/703 | D/A Converter | F/E |
| Zeltex | ZD394 | DAC71/72 | D/A Converter | F/E |
| Zeltex | ZD394 | DAC701/703 | D/A Converter | F/E |
| Zeltex | ZDA160 | DAC729 | D/A Converter | F/E |
|  |  |  | F/E |  |

NOTES: (1) See Model Index, inside front cover. (2) $P / P=P$ in for Pin. A true second source. $F / E=$ Functional Equivalent. Very similar function and performance, but not pin for pin. $C / P=$ Closest $P$ art. Similar function and performance, with significant differences.

## - NOTES -

## BURR-BROWN INTERNATIONAL SALES OFFICES \& SALES REPRESENTATIVES

AUSTRALIA
Kenelec (AUST) Pty Ltd
48 Henderson Rd Clayton
Victoria 3168
Tel 61-3-560-1011
FAX. 61-3-560-1804
TLX 79035703 KENLEC

## austria

Burr-Brown Research, GesmbH
Seneteldergasse 11
A-1100 Vienna
Tel 43-222-626371
FAX• 43-222-6272295
TLX 847134777 BBW A

## BELgIUM

Burf-Brown International NV
Cophenlaan 118
B-1180 Brussels
Tel: 32-2-3474430
FAX• 32-2-3435989
TLX 84662805
camada
Allan Crawiord Associates
5835 Coopers Ave
Mississauga, Ont L4V 1 Y2
Tel. 416-890-2010
FAX 416-890-1959
TLX 06961234

## DENMARK

MER-ELAS
Ved Klaedebo 18
KD-2970 Hoersholm
Tel 45-2-57-1000
FAX• 45-2-57-2299
TLX. 85537360 MEREL DK
FIMLAMD
Perel Oy
Kehakuja 6
SF-05830 Hyvinkaa 3
Tel. 358-14-21600
FAX•358-14-21609
TLX 85715117 PERELSF

## framce

Burr-Brown International S.A
18 Avenue Dutatre
F-78150 Le Chesnay
Tel: 33-1-9543558
FAX: 33-1-39512484
TLX: 842696372 F BURBRWN

## GREECE

Macedonian Electronics, S.A
PO Box 10240
54110 Thessaloniki - Hellas
Tel-30-31-306-800
TLX: 863412584 MAEL GR

## hone mong

Schmidt \& Co. (HK) Ltd
18th Floor, Great Eagle Centre
23 Harbour Road
Wanchal
Tel: 582-5-8330222
FAX• 582-5-8918754
TLX: 78074766 SCHMC HX

HUNGARY
Siex Elektronikelemente, GmbH
Marienbader Str. 42
Postach 1365
D-8502Zirndorf
Fed. Republic of Germany
Tel 49-911-60-7014
FAX• 49-911-60-8862
TLX. 841623486 SIEX D

## ,

Oriole Services \& Consultants, Pvt Ltd
PO Box 21120
4, Kurla Industrial Estate
Ghatkopar, Bombay 400086
Tel. 91-22-512-2973
TLX. 9531172102 OSC IN

## monesia

Microtronics Associates Pte Lito
8 Lorong Bakar Batu
03-01, Kolam Ayer Industrial Park
Singapore-1334
Tel 65-748-1835
FAX 65-743-3065
TLX 78634929 MICRO

## ISRAEL

Racom Electronics Co. Ltd
PO Box 21120
Tel-Aviv61210
Tel 972-3-491922
FAX 972-3-491576
TLX• 92233808 RACEL IL

## italy

Burr-Brown International S R.L
Via Zante 14
20138 Milano
Tel. 39-2-5065228
FAX. 39-2-504709
ILX• 843316246 B BROWNI

## Japan

Burr-Brown Japan Ltd
2F, Natural House BIdg
14-156-Chome, Akasaka
Minato-ku, Tokyo 107
Tel: 81-3-5868141
FAX:81-3-5822940

## MALAYSIA

Microtronics Associates Pte. Lto
8 Lorong Bakar Batu
03-01, Kolam Ayer Industria Park
Singapore-1334
Tel' $65-748$-1835
FAX 65-743-3065
TLX. 78634929 MICRO

## NETHERLAMDS

Burr-Brown International B V.
POBOx 7735
1117ZL Schiphol
Tel. 31-20-470590
FAX-31-20-470357
TLX. 84413024 B BWN NL
new zealand
Northrop Instruments \& Systems Ltd
Private Bag, 12 Kent Street
New Market, Auckland
Tel: 64-9-587-037
FAX 64-9-587-276
TLX 79121570 THERMAL

## NORWAY

Hefro Elektronnik AS
Haavard Martinsensvel 19
Postboks 6 Haugenstua
N-0915 Osio-9
Tel 47-2-107300
FAX. 47-2-106546
TLX 85676205 HEERO N

## PORTUGAL

Cristalonica
Components de Radio e Televisao, LDA
Rua Bernardim Ribero, $25 \mathrm{R} / \mathrm{C}$ Dto. e Esq
1100 Lisboa
Tel. 351-1-534631 or 540314
FAX 351-1-561755
TLX 83264119 CRISTAP

## Singapore

Microtronics Associates Pte Lid
8 Lorong Bakar Batu
03-01, Kolam Ayer Industrial Park
Singapore-1334
Tel 65-748-1835
FAX. 65-743-3065
TLX 78634929 MICRO

## SOUTH AFRICA

Advanced Semiconductor Devices (Pty) Lto
PO Box 2944
Johannesburg-2000
Tel 27-802-5820
FAX $27-802-4593$
TLX 960428201 SA
SOUTH KOREA
Oyang Corporation
CPO Box 3285
Sun Jin Bldg 164, Angukdong
Chongrogu, Seoul-110
Tel 82-2-732-8031
FAX 82-2-732-8049
TLX 78722679 OYCORPK

## SPAIN

Unitronics, SA
Torre de Madrid
Planta 12, Oficina 9
Madrid-28008
Tel 34-1-242-5204
FAX•34-1-248-4228
TLX• 83146786 UTRON E

## SWEDEN

Burr-Brown International $A B$
19461 Upplands Vasby
Kanalvagen 5
Tel: 46-76093010
FAX 46-76094362
TLX. 85414489 BBIAB S
SWITZERLAND
Burr-Brown A G.
Weingartenstrasse 9
CH8803 Rueschilikon Zurich
Tel 41-1-7240928
FAX 41-1-7240410
TLX. 84559880 BUBR CH

## TAIWAN

Alpha Precision Instrumentation Corporation
11th Floor, 71, Sung Chiang Road
Tapee, R O.C
Tel: 886-2-508-3066
FAX 886-2-507-7185
TLX 78525138 APIC

## THAILAND

Microtronics Associates Pte Ltd
8 Lorong Bakar Batu
03-01, Kolam Ayer Industrial Park
Singapore-1334
Tel' 65-748-1835
FAX 65-743-3065
TLX. 78634929 MICRO

## TURKEY

Burc Electronics \& Machnery Corp
Bankalar, Okcumusa cad no 54
Menevse Han Kat 4 Karakoy, Istanbul
Tel 90-1-153-5465
FAX 90-1-153-5468
TLX 82125883 BUEM TR

## united kingdom

Burr-Brown International Lid
1 Milfield House
Woodshots Meadow, Wattord
Hertfordshire WD1 8YX
Tel 44-92333837
FAX 44-92333979
TLX 851 922481 BB WFDG

## UNITED MEXICAN STATES

(Components only)
Dicopel, SA de CV
Tochtil 368 Fracc ind
Sn Antonio Azcapotzalco
CP 02760 Mexico, DF
Tel 52-5-561-3211
FAX 52-2-561-1279
TLX 3831773790 DICOME

## WEST GERMANY

Burr-Brown International GmbH
Weidacher Strasse 26
D-7024 Filderstadt 1
Tel 49-711-701025
FAX 49-711-706341
TLX 841177111257

## yugoslavia

Elektrotehna LJubljana Do Junel
Tozd Elzas
61000 Luublana, Poljanska 25
Tel 38-61-329745
TLX• 86231767 YU ELZAS

Burr-Brown Corporation
International Airport Industrial Park
Street Address:
6730 S. Tucson Biva.
Tucson, AZ 85706
Mailing Address:
P.O. Box 11400

Tucson, AZ 85734
Tel: (602) 746-1111
TMX: 910-952-1111
Cable: BBRCORP
Telex: 66-6491
FAX: (602) 889-1510

FOR IMMEDIATE PRODUCT INFORMATION: (800) 548-6432


[^0]:    up (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a $\mathbf{5 0 \%}$ input overdrive.

[^1]:    BIFET® National Semiconductor Corp

[^2]:    *Specification same as OPA404AG

[^3]:    *Specification same as OPA602BM

[^4]:    International Airport Industrial Park - Malling Address: PO Box 11400 - Tucson, AZ 85734 . Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP . Telex: 66-6491 . FAX: (602) 889-1510

[^5]:    *Same specifications as for JG.

[^6]:    Difet ${ }^{\text {P }}$ Burr-Brown Corp.
    BIFET ${ }^{3}$ National Semiconductor

    International Airport Industrial Park • Malling Address: PO Box 11400 • Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (602) 746-1111 . Twx: 910-952-1111 . Cable: BBRCORP . Telex: 66-6491 . FAX: (602) 889-1510

[^7]:    Lead Temperature (soldering, 10s)

[^8]:    NOTES (1) Adjustable to zero with external circuit. (2) Operating to derated performance with $V_{\text {IN }}<V_{S}-5 V$

[^9]:    International Airport Industrial Park • P.0. Box 11400 - Tucson, Arizona 85734 - Tel.: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491

[^10]:    NOTE Specifications are at $+25^{\circ} \mathrm{C}$ and measured at $50 \%$ level of transitions

[^11]:    International Airport Industrial Park • P O. Box 11400 - Tucson, Arizona 85734 - Tel.: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491

[^12]:    1 Maxımizıng Heat Transfer from PCBs, Machıne Design, March 26, 1987, Jellong Chung

[^13]:    International Alrport Industrial Park . Malling Address: PO Box 11400

    - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706

[^14]:    *Same specifications as ADC701JH.

[^15]:    International Airport Industrial Park - P.O. Box 11400 - Tucson. Arizona 85734 - Tel (602) 746-1111 - Twx. 910-952-1111 - Cable- BBRCORP - Telex-66-649

[^16]:    International Airport Industrial Park - P.0. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx 910-952-1111 - Cable BBRCORP - Telex-66-6491

[^17]:    *Specification same as PCM75KG.

[^18]:    FIGURE 2. Timing Diagram.

[^19]:    *Specification the same as for VFC62BG/BM/SM

[^20]:    Mylar ${ }^{\text {rum }}$, Teflon ${ }^{\text {™ }}$ E.I. du Pont de Nemours \& Co.

[^21]:    SNENOdWOכ $\perp N \cap O W$ ヨコV」y

[^22]:    * Identical to 1200 MC

[^23]:    DSPlay ${ }^{\text {w" }}$, DSPeed ${ }^{\text {ww }}$, FlowGram ${ }^{\text {m }}$ Burr-Brown Corp. WE ${ }^{\circledR}$ AT\&T Corp.

