NewBear Computing Store A Division of NewBury LABORATORIES LTD.



SALES & SERVICE: BONE LANE NEWBURY BERKSHIRE RG14 5SH Tel: 0635 46898 Telex: 858815

DESIGN NOTE 22

7768 MON 1 BOARD

- 1. Introduction
- 2. Board Characteristics
- 3. General Description
- 4. Circuit Description
- 5. Construction
- 6. Testing
- 7. Diagnostics

Figs

- 1 Overall Schematic
- 2 ACIA Buffers & Clock Divider Schematics
- 3 Component Side View of Board
- 4 Optional Straps
- 5 Ribbon Cables
- 6 Components
- 7 Memory Map
- 8 Connector Wiring

Appendices

- 1 Configuration Guide
- 2 User Tips
- 3 ACIA Programming
- 4 32 byte Bootstrap & Dump Programs
- 5 7768 BUG 1

1. Introduction

This board has been produced as the first stage of expansion of the basic 7768 CPU, from a single board experimental machine to a full microcomputer.

When the excitement of toggling programs into the basic 7768 CPU board by hand has subsided a little, then users will wish to expand their system, not only by adding more memory (e.g. by using the 7768 4k RAM board), but also by;

- Linking up to an external device such as a cassette tape recorder interface or a paper tape reader/punch combination so that programs may be stored permanently and re-loaded easily.
- Connecting any Teletype, VDU or similar terminal that may be available.
- Implementing some form of Monitor, or simple Operating System, to drive these I/O devices and generally aid in program loading and de-bugging.

The MON 1 board provides these facilities in a way which gives maximum flexibility for system growth, and for the particular requirements of the individual constructor.

2. Board Characteristics

Construction;	8.0" x 8.0" single sided PCB with gold plated 0.1" edge connector contacts. Compatible with 7768 CPU electrically and mechanically.
Bus;	Buffered on all lines. Compatible with 7768 system bus.
Power;	Requires +5V stabilised DC @ 0.55A typical. +12V DC @ 100mA and -12V DC @ 50mA may also be required depending on the type of serial I/O interface circuitry used.
Serial I/O:	Maximum of 2 transmit and 2 receive asynchronous serial ports. Standard data transmission rates from 50 to 9600 baud, crystal controlled frequencies. TTL, RS232C(V24) or '20mA' serial interfaces. Software selectable character of 7 or 8 data bits with or without parity, with 1 or 2 stop bits.
Memory;	1024 bytes of RAM, which may be write-protected, plus 32 or 64 byte ROM bootstrap.

- 2 -

3. General Description



The basic functional blocks on the board are;

- Two ACIA's (Asynchronous Communications Interface Adaptors) which allow the system to send and receive the type of serial asynchronous (stop-start) signals used by the majority of low speed computer peripheral equipment (cassette recorder interfaces, Teletypes, VDU's etc.) ACIA a (X5) is always fitted; ACIA b may be added later as the system grows. Buffer circuits in the ACIA serial transmit and receive lines convert between the MOS logic levels of the ACIA IC itself and TTL, RS232C(V24) or '20mA Current Loop' circuit interface levels as may be required by the peripheral device. A divider chain driven by the CPU 5MHz clock provides an accurate set of frequencies to drive the ACIA's and hence control their operating baud rate(s).
- A 1024 byte block of Read/Write memory (RAM) located at the top of memory address space (see Fig. 7). This may simply be used as additional memory in a basic system, or it can be used to hold the system Monitor program. According to the setting of a strap on the board, this lk block of RAM may be 'Write Protected', so that the Monitor program held in it cannot be corrupted by faults in any other program running on the system.
- 32 or 64 bytes of Read Only Memory; implemented with easily programmed TTL 32 x 8 bit PROM's. This will normally hold a system 'Bootstrap' program which is run whenever the computer is switched on to load the system Monitor program from an external source (e.g. a cassette recorder) into the 1k RAM. (The board automatically disables the 'Wrtie Protect' feature during a Bootstrap load).

This arrangement; of using a short Bootstrap program stored in ROM to load the full system monitor, means that the fixed element (in ROM) is kept to a minimum and is therefore not likely to need changing, whereas the system monitor proper can easily be altered as the system grows, or when the user wishes to experiment with different features.

- 3 -

4. Circuit Description

X23,29 buffer and invert the least significant ten address lines (AO-A9) from the system bus. These ten buffered address signals $(\overline{AO}-\overline{A9})$ are then connected to the ten address inputs of each 1024×1 bit Random Access Memory (X15-22) to select the desired bit in each IC. The inversion of AO-A9 caused by X23,29 does not matter as it is present during both Read and Write operations, so effectively cancells.

The four most significant address lines (Al2-15) are connected to Nand gate X14 so that pin 8 of this IC goes low - enabling one of the two 'l out of 4 decoders' in X14 - only when these address lines are all at logic 'l'; corresponding to addresses in the range Fxxx (hex). When X13 pin 15 is low, then one of its four outputs (pins 9,10,11,12) will go low, according to the state of the address lines Al0,11;

A11	A10		X13	pin		Address range	Use
		9	10	11	12		
0	0	1	1	1	0	F000 - F3FF	Sel of 256 byte RAM on CPU
0	1	1	0	1	1	F400 - F7FF	Input/Output addresses
1	0	1	1	0	1	F800 - FBFF	Reserved for VDU memory
1	1	0	l	1	1	FCOO - FFFF	1k RAM on MON 1 board

When pin 12 is low, the output pin 6 of X14 is forced high, to select the 256 word memory on the CPU card itself. For a large system pins 1 & 2 of X14 would be connected to pins 4 & 5. However, where chip the CPU and MON 1 cards are fitted, then pins 1 & 2 of X14 should be connected to the address line A15, so that the 256 word CPU board memory is also selected when A15 is low. This allows it to appear in address space 0000 - 00FF, where the short (Direct) address instruction mode can be used.

Pin 10 of X13 going low signifies an I/O operation; as discussed later.

When pin 9 of X13 goes low, then the second 'one out of four decoder' in X13 is enabled, and one of its outputs (pins 4,5,6,7) will go low according to the state of the system R/W (Read/Write) line and the board BOOT input. This latter input is connected to OV via a single pole on/off switch which is closed for 'Bootstrap Load', otherwise open.

BOOT	I I		X	13	pin		I II.co
input	Ľ		4	5	6	7	0.56
ov	þ	(Write)	1	1	0	1	Bootstrap mode write
+5V	0	**	1	1	1	0	Normal mode write
VO	1	(Read)	0	1	1	1	Bootstrap mode read
+5V	1	11	1	0	1	1	Normal mode read

When pin 4 goes to 0, X9 pin 9 is forced to 'l', enabling the two X9 gates feeding the PROM's X3,4. If address line A5 is at '0', then X9 pin 3 will go to '0', enabling X3, whereas if A5 is 'l', A5 will be '0', X9 pin 3 will be 'l', and X9 pin 6 will go to '0', to enable X4.

The 1024 x 1 bit RAM's (X15-22) are enabled via X11,12 whenever X13 pin 5 is low (a read from memory in normal mode), or X13 pin 6 is low (a write from CPU into memory in Bootstrap mode). If pin 9 of X11 is strapped to pin 7 of X13, then X15-22 will also be enabled when X13 pin 7 goes low (Write from CPU in normal mode). However, if X11 pin 9 is connected to X11 pin 10 instead, then in normal mode the RAM's X15-22 will not be affected by a 'write from CPU' operation.

X10 pin 11 pulls the R/W inputs to X15-22 low (= write) during a write operation (R/W input to board low) when the E timing input to the board is high. These R/W and E board input signals are buffered and inverted as necessary by parts of X10,29.

Tri-state buffers X7,8 provide a path for information to enter and leave the system data bus. If information is to be read from the 1024 byte RAM (X15-22), the ROM's (X3,4) or either ACIA, then X11 pin 6 goes low to enable the card data output buffers.

IO (X11 pin 12) goes low when X13 pin 12 goes low as long as $\overline{A2}$ and $\overline{A3}$ are both high (Address bus lines A2 & A3 O). This signal enables the data output buffers via X12,11, and is also connected to the $\overline{CS2}$ (Chip Select 2) input of both ACIA's.

The ACIA's transfer information to and from the system over their 8 bidirectional data lines (X5,6 pins 15-22). The E input to X5,6 (pin 14) ensures correct timing of the data transfer, while the direction of data flow is controlled by R/W (pin 13). The 'RS' (Register Select, pin 11) input selects the 'data' or 'Control/ Status' registers within the ACIA for connection to the data bus. For an information transfer to take place, the CSO & CS1 inputs must be high, and the $\overline{CS2}$ input low. $\overline{CS2}$ is fed from X11 pin 12 as previously described, while CSO is permanently high. CS1 is connected to address line A1 (X6) or A1 (X5) so that X5 is selected when address bus line A1 is at 0, X6 when it is at 1.

The IRQ (Interrupt Request) outputs of X5,6 are buffered by the open collector inverters (part of X1) to drive the IRQ input of the CPU card.

The transmit and receive halves of each ACIA require clock inputs (TX Clk & RX Clk) normally at 16 x the serial data baud rate although the ACIA's may also be programmed to work with clock inputs at 1 x or 64 x the baud rate. Simple RC filters (e.g. C3, Rl4) and schmidt trigger buffers are provided to reduce any noise that may be present on the clock signals. The values shown are nominal, and users experiencing difficulties with noisy clock inputs may increase the capacitance values, especially if the clock frequencies involved are relatively low.

The transmit serial data from each ACIA (pin 6) is fed to a conditioning circuit (e.g. Ql etc.) to convert it to TTL, RS232C or 20mA current loop signals as required. Similar conversion circuits (e.g. Q3 etc.) are provided for the received serial data signal.

Each ACIA also has a data link control output (RTS; Request To Send) and two inputs (CTS; Clear To Send, and DCD; Data Carrier Detect). These may be useful in some applications and are therefore brought out (un buffered) to the card edge connector. If they are not used, then the inputs (DCD & CTS) must be connected to OV for proper operation of the ACIA.

Further information on the characteristics and use of ACIA's is given in Appendix 3, and the user is also advised to read the manufacturer's data sheet for these devices.

X24,25 & 26 divide the CPU 5MHz clock to obtain a series of frequencies which are nominally 16 x the 'standard' data rates of 300,600,1200,2400,4800 & 9600 baud.(Due to practical difficulties the actual frequencies produced are 0.16% higher than nominal, e.g. the '16 x 9600Hz'output is actually 16 x 9615 Hz, but this is well within the acceptable frequency tolerance for all peripheral devices). For those wishing to operate at lower baud rates X28 may be set to divide the 16 x 1200 Hx signal by any integer from 1 to 16 (see Fig 4). These 'standard' frequencies are available at the board connector for wiring to the TX Clk, RX Clk board inputs as required.

X26,28 are four stage binary counters with an output pin (15) which goes to 1 when the '1111' state is reached. This output is inverted and fed to the counter synchronous load input so that at the next clock pulse the state of the input pins (A,B,C,D) is loaded into the counter. Thus the counter counts cyclically between the number at the A B C D inputs and '1111'. Since the ABCD inputs to X26 are 1100, then it will count in the sequence;

^Q A	$Q_{\rm B}$	QC.	\mathbf{Q}_{D}
3	7		~
1	T	0	0
0	0	1	0
1	0	1	0
0	l	1	0
1	1	1	0
0	0	0	1
1	0	0	1
0	1	0	1
1	1	0	1
0	0	1	1
1	0	1	1
0	1	l	1
1	1	1	1
1	1	Ö	- Ö

905-51**1**

Note that there are 13 counts in a complete cycle, and during this time the QC output changes from 0 to 1 twice. Thus the input to the next divider stage (X25 pin 1) is effectively 5 MHz + 13/2

5. Construction

Refer to Figs 3 - 6

The close track spacing necessary, particularly around X3-6 and X15-22, means that great care has to be taken to avoid accidental short circuits. The constructor should take care to make good soldered joints using the minimum amount of solder while ensuring that a joint is made all round the component pin or wire end. Use of a small soldering iron with a small, clean, bit is essential. Also, before fitting any component, feel all over the track side of the board for any loose swarf left from the board drilling process, and examine it carefully for unetched copper 'bridges' between tracks.

The use (or not) of IC sockets is largely a matter for personal preference (although sockets should be fitted in the X3,4 positions to allow for any possible changes to the bootstrap program). Poor quality sockets must be avoided as they can cause many hard to trace faults. Provided that the constructor is sure of the quality of the IC's he is using, is confident of his ability to solder tham in the right way round first time, and is using a low leakage soldering iron, then there is no reason why the IC's should not be soldered directly into the board. In case of trouble, remove a suspect IC by first cutting the body free from all leads, then remove the IC leads from the PCB one at a time. This procedure ruins the IC but does least damage to the board.

The best order of construction is;

First fit all the straps (not the ribbon cables at this time) using sleeved wire where appropriate.One way of getting thin sleeved wire is to take a length of thin solid cored insulated wire, strip off the insulation for about $\frac{1}{2}$ " from each end, then, grasping the inner wire firmly at each end with pliers and/or a vice, pull until you can feel the copper wire stretch and flow slightly. This operation reduces the diameter of the wire slightly so that it will slide freely within the insulation, and it also removes the 'spring' from the wire so it may be formed more easily.

Next, form and fit the ribbon cables as shown in Figs 3 & 5, followed by the miscellaneous resistors, capacitors, diodes and transistors.

Finally, fit the IC's; with X5,6, & 15-22 being fitted last.

After assembly clean the track side of the board thoroughly with a small stiff brush (a very hard toothbrush is ideal) and examine it carefully for short circuits caused by bent leads, excess solder on joints, solder splashes etc.

- 7 -

6. Testing

- a) First check with an ohm meter for short circuits between tracks connecting X15-22, also between OV & +5V. Some reading is to be expected due to the internal resistances within IC's, but use the meter on its lowest ohms range to detect true short circuits. This stage is most important as it can reveal faults which would otherwise prove extremely difficult to locate.
- b) Strap A to B so that the 256 word CPU loard memory will respond to addresses below 8000.
 Strap F to D to remove the Write Protection from X15-22.
 X3.4 should not be fitted at this stage.
- c) Check the wiring between the MON 1 and CPU cards, then switch on while carefully monitoring the +5V supply.(Note that the + and - 12V supplies are not needed at this stage so it might be prudent to leave them un connected). Leave the equipment switched on for a few minutes while checking all components for signs of overheating.
- d) Test the operation of the Control Panel Load, Reset & Data switches, they should appear to operate as they did before the MON 1 card was added to the system. In fact, however, the Control Panel is now loading into and examining the top 256 words of the 1k memory on the MON 1 board, rather than the 256 word CPU board memory. (The Load logic forces the high 8 address lines to '1's). One slight difference is that setting FF on the address switches now accesses a RAM location rather than the Data Switch & Display Register.
- e) Load and run the following program;

Address	Contents			
FF 00 FF 01 FF 03 FF 04 FF 07	08 26 FD 4C B7 00 FF 20 F7	START	INX BNE START INC A STA A DISPLAY BRA START	
FF FE	FF OO		Program start a	ddress

This is the FLASHER Version 1 from the CPU manual modified to run on a system incorporating the MON 1 board; it increments the display about once per second. The main differences from the original version are;

- Since the system now has more than 256 words of memory, we have to specify the full 16 bit memory addresses, as in the STA A DISPLAY instruction.
- Program addresses are given in the listing as the full 16 bits (4 hex digits) although when loading and examining via the control panel only the least significant 8 bits (two right hand hex digits) are set up - the CPU Load logic automatically sets the most significant digits to FF
- When the MPU RESET is applied, the CPU looks at addresses FFFE and FFFF for the program starting address. Since the system now uses all 16 address bits (having more than 256 words of memory) and as address FFFF no longer corresponds to the Data Switch Register, we have to load the program starting address into locations FFFF & FFFE before operating RESET.
- f) Since the display (and switch register) are effectively the highest addresses of the 256 word CPU board memory, and since we have now set the system so that this 256 word memory will respond to addresses in the ranges 0000 to 7000 and F000 to F3FF.

the display (and switch register) will respond to addresses OOFF, O1FF, O2FF - - - 7FFF and FOFF, F1FF, F2FF, F3FF

Change the address part of the STA -- instruction in the above program (locations FF05, FF06) to check that the addresses given above are valid.

- g) Connect a temporary wire between pin 20 (BOOT) and OV, then examine the contents of memory via the control panel. All locations should appear to contain FF (all 'l's) as long as X3,4 are not plugged in. Try to load a known pattern (other than FF) into memory; the display should show the pattern for as long as the Load switch is held depressed, but should revert to FF when the Load switch is released. Now, without switching off, or operating any of the control panel switches, cut the temporary wire linking pin 20 to OV. The display should now show the data previously loaded.
- h) Reconnect the temporary wire between pin 20 and OV, plug in X3,4. Now read and check (via the control panel) the contents of these ROM(s). Note that due to the partial address decoding used, the same information will be read regardless of the setting of the two mist significant address switches (A6 & A7). Disconnect the temporary wire.
- i) Strap U,V,W,X to give the desired frequency on edge connector pin 13 (16 x 1200/n Hz). Check the frequencies on all outputs (connector pins 13-19). Note that if viewed on an oscilloscope, a slight jitter will be visible on the higher frequency outputs.
- k) Test the ACIA's and their buffers by linking CTS and DCD of each to OV, and connecting one of the ACIA clock divider outputs to the TX Clk & RX Clk ACIA inputs (board connector pins 60,61,62,63).

Test ACIA (a) (X5) first by temporarily looping TX DATA to RX DATA (edge connector pins 66,70 & 72 connected together, no connection to pin 67) and ensure that both TX and RX Data buffers are set up for the same interface levels (TTL or RS232 or 20mA). Load and run the following program;

Addr	ess	Cont	tent	5					
FF	00	CE	F4	00	START	LDX	#	F400	point @ ACIA a
F F	03	86	03			I.DA	А	#3	
FF	05	A7	01			STA	A	X,1	reset ACIA
FF	07	86	11			LDA	A.	#11	
$\mathbf{F}\mathbf{F}$	09	A7	01			STA	A	X,1	set ACIA control reg
FF	OB	A6	01		LOOP	LDA	Χ,	1	get ACIA status reg
FF	OD	85	02			BIT	A	#2	TX buffer empty ?
FF	OF	27	04			BEQ	TS	STRX	wait for it
FF	11	96	FF			LDA	A	SWREG	
\mathbf{FF}	13	A7	00			STA	A	Х	transmit sw reg
FF	15	A 6	01		TSTRX	LDA	A	X,1	
FF	17	85	01			BIT	A	#1	RX buffer full ?
FF	19	27	FO			BEQ	LC	OP	& round again
FF	1B	A6	00			LDA	A	Х	get rec data
FF	1D	97	FF			STA	A	DSPLAY	ζ.
FF	lF	20	EA			BRA	L)0P	& round again
FF	FE	FF	00						start address

- 9 -

This program transmits the setting on the control panel switch register via the ACIA, The serial signal is then received by the same ACIA, and displayed. Typical waveforms to be found on the edge connector pins 66,70,72 are shown below for RS232 interfaces, the waveforms will be inverted for 20mA or TTL interfaces.

ACIA(b) (X6) can be tested similarly; change the first instruction of the test program to

CE F4 O2 START LDX # F4O2 point @ ACIA b

7. Diagnostics

To be performed with the board removed from the system and supplied with $+5V$, $+12V & -12V$.								
Test signals to be applied to board connector;								
'O' = direct connection to OV.								
Measurements made with 20kohm/Volt or better meter:								
$0^{\circ} = 0$ to $0.4V$ Anything inbetween is wrong.								
a) Address Buffers X23.29								
Output of inverter should be opposite to input;								
Check that X29 pin 10 is '1' when '0' applied to AO (con. pin 21)								
b) R/W & E Buffers X10,29 (parts)								
applied to R/W (con. pin 4)								
Check that X10 pin 9 is 'O' and X10 pin 8 is 'l' when 'l' is applied to R/W_{\bullet}								
Check that X10 pin 1 is '1' and X10 pin 3 is '0' when '0' is applied to E (con. pin 6)								
Check that X10 pin 1 is '0' and X10 pin 3 is '1' when '1' is applied to E.								
Check that X10 pin 11 is '0' only when R/W is '0' and E is '1' - and that any other combination of R/W & E inputs makes X10 pin 11 = '1'								
c) Nand Gate X14 (first half)								
Ensure that Al2-Al5 (con. pins 33-36) are all 'l's, then check that Xl3 pin 15 is '0'.								
Connect each of Al2-Al5 in turn to 'O'; in each case Xl3 pin 15 should be 'l'.								
d) One Out Of Four Decoder X13 (first half)								
With Al2-Al5 all 'l' (hence Xl3 pin 15 = '0') check Xl3 pins 9 - 12 for combinations of inputs on Al0-11;								
AlO All X13 pin; 9 10 11 12								
$\begin{array}{cccccccccccccccccccccccccccccccccccc$								
e) Nand Gate X14 (second half)								
Set inputs AlO-15 all to 'l'; check that '256SEL' (con. pin 5) is 'O'. Change AlO,ll inputs to 'O'; '256SEL' should go to 'l'.								
If A is strapped to C, then also set inputs AlO-14 to '1', Al5 to 'O'; '256SEL' should be '1'.								

f) One Out Of Four Decoder X13 (second half)

Set AlO-Al5 all to 'l'. Check that X13 pin 1 is 'O'.

Check X13 outputs (pins 4 - 7) for combinations of BOOT (con. pin 20) and R/W (con. pin 4) inputs;

BOOT	<u>R/W</u>	X1 3	pin;	4	5	<u>6</u>	2	
0	0			1	1	0	1	
0	l			0	l	1	l	
1	0			l	1	1	0	
1	1			l	0	l	l	

g) X15-22 CE Drive (X11,12 parts)

Check X15 pin 13 for combinations of inputs BOOT and R/W;

BOOT	R/W	<u>X15 pin 13</u>
0	0	0
0	1	1
1	0	O if F strapped to D, else 1.
1	1	0

h) ROM Select (X9 part)

Set \overrightarrow{BOOT} input to '0' (low), R/W input to 1 (so X13 pin 4 is '0'). With A5 (con pin 26) set to '0', check that X3 pin 15 is 'o',X4 pin 15 is '1'. With A5 set to '1', check that X3 pin 15 is '1', X4 pin 15 is '0'. With R/W input set to '0', check that X3 pin 15 and X4 pin 15 are both '1' for A5 = '0' and also for A5 = '1'.

i) Data Input Buffers (X7,8 & 12, parts)

Set R/W (con. pin 4) to '0', AlO to '1', All to '0', Al2-15 to '1', then check that Xl2 pin 8 is '0'. Also check that whatever input is applied to the data bus lines DO - D7, the same pattern is present on lines BDO-BD7 (X7 pin 17 etc.)

j) Data Output Buffers (X7,8,11,12, parts)

First check that these buffer outputs can be set to the high impedance state by applying '0' to board E input (which should cause X11 pin 6 to go to '1') then check each data bus line BO-D7 as follows;

- temporarily connect data bus line to OV via lkohm resistor, the voltage across the resistor should be less than 0.1V.
- remove the resistor from OV and temporarily connect it to +5V. The voltage across the resistor should be less than 0.1V.

Then set E,R/W AlO-Al5 and BOOT board inputs to '1'; Xll pin 6 should go to '0'. Check that the output of each buffer (X7 pins 3,5 etc.) is the same as its input (X7 pins 2,4, etc.) Note that the signal present on the buffer input is coming from memory, which will be holding a random pattern; by trying different patterns on the board address inputs AO-A9 it should be possible to find a memory cell containing a '1' and another containing a '0', thus testing both states of the output buffer. Alternatively, if the memory IC's X15-22 are fitted in sockets then they can be removed and '1' or '0' signals applied to the data output buffer inputs (X7 pins 2,4 etc.)

Finally, change All input to '0', and apply '0' to board A2,3 inputs. Check that X11 pin 12 and X11 pin 6 are both '0'.

- 12 -

k) Memory IC's X15-22

First check the correct operation of the top 256 words by loading and reading test patterns with the system control panel switches. Once it has been established that these memory locations are working then the remainder of memory is best checked via the system keyboard, using a monitor such as BUG-1.

1) ACIA Clock Dividers (X24-27)

If a 'scope is not available, then applying a TTL compatible audio frequency signal to the '5MHz' input will allow you to check the operation of the dividers by monitoring their outputs with an audio amplifier or headphones.

m) ACIA Clock Buffers

Apply 'O' to TX CLK(a) input (con. pin 62) and check that X2 pin 10 is '1'. Apply '1' to TX CLK(a), check that X2 pin 10 is 'O'. Repeat for other RX & TX CLK input buffers.

•

4

ACIA CLOCK DIVIDERS

FIGURE 2

1

<u>7768 MON 1 BOARD</u> Component side view

Notes;

Strap on component side of board

Wysersen Ribbon cable

See Fig 4 for connections to points labelled with capital letters (A,B,C X)

7768 MON 1 ; OPTIONAL STRAPS

Write Protection

Strap D-E to write protect 1k RAM, else strap D-F

CPU Board Memory Addressing

Strap A-B to make 256 word RAM on CPU board respond to low addresses (i.e. if system consists of CPU & MON 1 boards only). Else strap A-C

ACIA (a) Interfaces

G-H

For 20 mA Current Loop strap

For RS232C strap G-I,J-K,L-M, & connect edge conn. pins 70 & 72. For TTL omit R23,R24,C8 & R9,R25,Q1,Z2, strap G-H,J-K,L-M, replace R6 by a strap & connect X1 pin 12 to edge conn pin 72.

ACIA (b) Interfaces

For 20 mA strap N-0, R-T

For RS232C strap N-P,R-Q,S-T & connect edge conn. pins 69,71 For TTL omit R19,R20,C6 & R10,R26,Q2,Z1, strap N-P,R-Q,S-T, replace R5 by a strap & connect X1 pin 8 to edge conn pin 71.

X28 i/p Strapping;

U	V	W	X	n	Nominal output frequency
ov	٥V	ov	VO	16	75 x 16 Hz
R29	OV	0V	ov	15	80 x 16 Hz
ov	R29	VO	ov	14	86 x 16 Hz
R29	R29	ov	VO	13	92 x 16 Hz
OV.	OV	R29	VO	12	$100 \times 16 Hz$
R29	OV	R29	OV	11	110 x 16 Hz
OV	R29	R29	VO	10	120 x 16 Hz
R29	R29	R29	VO	9	133 x 16 Hz
VO	VO	OV	R29	8	150 x 16 Hz
R29	OV	OV	R29	7	171 x 16 Hz
OV	R29	OV	R29	6	200 x 16 Hz
R29	R29	OV	R29	5	240 x 16 Hz
OV	OV	R29	R29	Ĺ,	300 x 16 Hz
R29	V O	R29	R29	3	400 x 16 Hz
OV	R29	R29	R29	ź	600 x 16 Hz
		-			

Note; for 50 baud use 200 x 16 Hz as ACIA clocks, and program ACIA for + 64 working.

Arrangement of ribbon cables - not to scale. Use solid cored type e.g. Doram's miniature cable No 357-491

Components

Logic									
Xl	7406 ; hex open collector inverter.	X 13 X14	74LS139 ; dual 1/4 decoder 74LS20 ; dual 4 i/p nand						
X2	74LS14 ; hex schmitt inverter	X15-22	2102 ; 1024 x 1 RAM						
X3 XL	PROM 2; see text	or Y23	2102-1 ; for 1.2us CPU						
X5	6850 : ACIA (a)	X24	74LS93; divide by 16						
X6	6850 ; ACIA (b)	X25	74LS90 ; divide by 10						
X7 ,8	81LS97 ; octal tri-state buffer	X26	74LS161 ; prog. counter						
X9,10	74LS00; quad 2 1/p nand 7LS10; triple 3 i/p nand	X27 X28	74LS04 ; nex inverter						
X12	74LSOO ; quad 2 i/p nand	X29	74LS04 ; hex inverter						
Transisto	Drs								
Q1,2	2N2907	23,4	BC107						
Diodes									
D1,2	1N4148	Q3,4	36V 400mW zener						
Resistor	3								
All are m	miniature types except R19,23,25,2	6							
Rl	_4k7	R19	470R ±W						
R2,3	LOK 8 hb7	R20 R21 22	100R						
R9.10	220R	R23	470R 1 W						
R11,12	4k7	R24	IOOR						
R13,14,1	5,16 47R	R25,26	820R 1W						
R17,18	4k7	R27,28,2	9 4k7						
Capacitor	<u>rs</u>								
C1,2,3,4	lOnF ceramic	C12,13	0.luF						
C6	O. JuF	C15	6.8uF lov tant, bead						
C7	lnF ceramic	c16	C,047uF small ceramic						
C8	0.luF	C17	6.8uF 10V tant. bead						
09	33uF 10V tant. bead	C18 C10	0.luf						
C11	33uF 10V tant. bead	C20	0.luF						
Misc.									
16 pin DI	IL sockets (2 needed for X3,4 - a	further 8	may be used for X15-22)						
24 pin D	IL sockets (for X5,6)								
Ribbon ca	able - miniature solid cored type								
7768 MON 1 printed circuit board (available from Newbear)									
Edge connector - 76 way + 2 polarising positions (78 positions total), $0.1"$ pitch single sided.									
Single p	ole on/off 'Boot' switch (not moun	ted on bo	ard)						
Note;	Note;								
Complete dependin or RS232	component list shown, but individ g on number of PROM's & ACIA's fit interface(s).	lual const ted and c	ructors may sub-equip hoice or TTL or 20mA						

black

2768 MON 1 BOARD

Appendix 1 - Configuration Guide

The minimum system using the MON 1 board requires the CPU board with its control panel, the MON 1 board itself, and a paper or mag tape peripheral for back-up storage;

The connection between the MON 1 board and the peripheral must be serial 8 bit asynchronous. If a cassette tape recorder is fitted then it is recommended that a 'Kansas City' (CUTS) compatible interface is used , these generally have TTL or RS232 level ports, either of which can be handled by the MON 1 board.

r			
	TX DATA		
MON 1	TX CLK (300 x 16 Hz)	CUTS	
BOARD	RX DATA	INTERFACE	- RECORDER
	RX CLK		Į L

Parallel paper tape readers & punches will need parallel - serial conversion circuits added; a UART and a few TTL or CMOS chips will do the trick easily).

Although a VDU/Keyboard interface card will be introduced for the 7768, the user may wish to connect an external VDU or hard copy terminal. The monitor program given in Appendix 5 in fact requires the use of an external terminal, a separate monitor will be issued for use with the 'inboard' 7768 VDU/Keyboard interface card. Provided that the terminal has a serial interface then there should be no problem in connecting it to either ACIA. The back-up store (mag or paper tape) should always be connected to ACIA(a), however, for proper operation of the Bootstrap Loader.

If a terminal with inbuilt paper (or magnetic) tape handling facilities is used (e.g. an ASR33) this can fulfil the functions of general purpose terminal as well as back-up store by connecting it to ACIA(a).

However, if your terminal doesn't have this facility, then it may still be connected to ACIA(a), but via a switch which allows the separate back up store to be connected for program loading (& dumping). This switch may also change between the clock frequencies required for the back up store and the terminal. Thus, for a CUTS interface and a 110 baud terminal;

: Day

Alternatively, the terminal may be connected to ACIA(b), and the back up store to ACIA(a); or two back up stores may be connected - one to each ACIA - for editing & copying files which are too large to be stored entirely within the computer's own memory. The choice is up to the user, and will depend upon the peripheral equipment he has and the uses to which he intends to put the system.

Although not essential, it is recommended that the RS232C(V24) interface and its associated 25 way connectors are adopted as standard even if this means adding interface level converters to the peripherals. This will help experiments and quick trials of different equipments for exhibitions and demonstrations. The appropriate connections are;

However, for those lucky enough to have an ASR33 or KSR33 Teletype, and who wish to use a '20mA Current Loop' interface, then the following connections should be used;

Appl p2

7768 MON 1 BOARD

Appendix 2 - User Tips

CTS, RTS & DCD

These ACIA connections are intended for use with a data modem, but can be used to provide two auxilliary interrupting inputs (CTS & DCD) and an output (RTS) for, say, controlling a cassette interface.

If not used, then CTS & DCD inputs must be connected to OV, otherwise they are likely to pick up stray signals and cause much confusion.

+ & - 12V Supplies

Although strictly speaking these are required to generate 'within spec' RS232 or 20mA Current Loop interface levels, it is often possible to work successfully with a particular peripheral using only +5V and -12V or even +5V only; '+12V' being connected to the +5V rail and '-12V! to OV. Some experimentation is required, and the data buffer circuit resistor values will probably need altering.

7768 MON 1 BOARD

Appendix 3; ACIA Programming

Addressing

Each ACIA contains two pairs of user-accessible registers; one pair (Transmit Data Register & Control Register) being 'Write Only', the other pair (Roceive Data Register & Status Register) being 'Read Only'. Thus only two addresses are used by each ACIA;

A	ddress	MPU 'Re	ad' Accesses	MPU WI	rite' Accesses
KANSAS	F400	ACIA(a)	Rec Data Reg	ACIA(a)	Trans Data Reg
	F401	ACIA(a)	Status Reg	ACIA(a)	Control Reg
VDU	F402	KED ACIA(b)	Rec Data Reg	VDV ACIA(b)	Trans Data Reg
	F403	ACIA(b)	Status Reg	ACIA(b)	Control Reg

Because the same address accesses two different registers, depending on whether a Read or a Write operation is being performed, then those instructions which operate on the contents of a memory location (e.g. ASL) must not be used with ACIA addresses as these instructions read information, modify it, then write it back to the same address.

Transmit Data Register

If the transmit half of the ACIA is idle (not transmitting a character) then the act of writing a character into the Transmit Data Register will start the ACIA transmitting that character in serial, asynchronous, form;

start bit	BO	-	-	***	 	-	-	B7	optional parity	one or two stop bits
~~ ~									bit	000p 0100

The exact format (number of data & stop bits & parity) will depend upon the state set into the Control Register.

Since the ACIA is 'double buffered', a new character can be loaded into the Transmit Data Register while the previous character is still being transmitted. Examination of the contents of the Status Register will tell the program when the Transmit Data Register is empty and ready to accept another character.

Receive Data Register

Data received at the RX Data input of the ACIA is converted to parallel form, the start, stop & parity bits stripped, then the received character is transferred to the Receive Data Register and the Status Register contents changed to show that a new character is available.

When this received character is read from the Receive Data Register, the Status Register 'Received Data Register Full' indication is removed and the ACIA waits for the next character to be received.

As the receive half of the ACIA is also double buffered, a character can be read from the Receive Data Register while a new character is being received.

Control Register

Before the ACIA is used, it must be set up by writing suitable data into the Control Register.

First, the number 03 (Hex) should be loaded in order to reset the ACIA's

App 3 pl

internal registers. Note that the reset kills any characters that the ACIA may have been transmitting at the time. When this has been done, a 1 1 A second byte should be written into the Control Register to set up the required mode. This byte should be composed as follows;

; Establish Rec & Trans data baud rate as a sub-multiple of the D0,1ACIA Clock input frequencies;

DO D1

0	0	Baud	Rate) = (Clock	Frequency			
1	0	11	**	11	11	tt	divided	Ъy	16
0	1	11	11	11	11	17	11	11	64
1	1	Used	for	ACI	A Rese	et			

D2,3,4 ; Establishes number of data, stop bits & parity;

<u>D2</u>	<u>D3</u>	<u>D4</u>	No of Data bits	Parity	No of Stop bits
0	0	0	7	Even	2
1	0	0	7	Odd	2
0	1	0	7	Even	1
1	1	0	7	Odd	1
0	0	1	8		2
1	0	1	8	-	1
0	1	1	8	Even	1
1	1	1	8	Odd	1

D5.6

; Establish state of RTS output & Transmit Interrupt Enable;

<u>D5</u>	<u>D6</u>	RTS output	Trans Interrupt
0	0	Low	Disabled
1	0	Low	Enabled
0	1	High	Disabled
1	1	Low	Disabled

Transmits 'Break'

D7 ; When set to 'l' enables Receive Interrupt, and IRQ will be caused by any of;

- Receive Data Register Full.
- Receiver Overrun.
- DCD input going from low to high.

Status Register

This regiater provides the program with information as to the current status of the Transmit & Receive halves of the ACIA;

- DO : '1' when Receive Data Reg full (character received).
- D1 ; 'l' when Transmit Data Reg empty (ready to accept a new character)

; 'l' when DCD (Data Carrier Detect) ACIA input is high. D2

- D3 ; 'l' when CTS (Clear To Send) ACIA input is high.
- D4 ; 'l' when a framing error has occurred in the process of converting the received data from serial to parallel form, i.e. the 'stop' bit was missing.
- D5 ; 'l' when a Receiver Overrun condition has occurred due to a new character being received before the previous one had been read from the Receive Data Register.

; 'l' when a Parity Error has been detected in the received data. D6

D7 1 '1' whenever the ACIA IRQ (Interrupt Request) output is low.

> × X × 0 76 5 8 2 1 3 App 3' p 2

7768 MON 1 BOARD

Appendix 4 - 32 byte Bootstrap & Dump Programs

A minimum bootstrap ROM program is given on the next page. This merely loads the first 1024 bytes of data to come in via ACIA(a) into the RAM without any form of checking, but this has proved sufficient in practice. To run, momentarily operate the Reset switch with the BOOT switch set to 'Bootstrap'. When 1024 bytes have been loaded, the system RUN lamp will go out. The BOOT switch is then set to the normal position and the system Reset switch momentarily operated to start running the monitor that has been loaded. Since the program doesn't look for a header, but simply stores whatever arrives at the receive port (a), care must be taken when loading from a paper tape reader to position the tape correctly; the system can't distinguish between an 'all O's' byte and blank header tape.

The DUMP program given can be used to generate tapes containing a monitor program for subsequent loading (Bootstrapping). One trick worth noting is that as DUMP sends out bytes from memory starting at the location determined by the LDX instruction (normally location FCOO), and carries on until it reaches FFFF, and as the bootstrap program just takes the first 1024 bytes received, one can use a monitor (such as BUG 1) to put a new monitor program into another area of memory, then by altering the LDX instruction in DUMP, create a tape containing the new monitor.

The 32 byte bootstrap program shown here is available already 'burnt into' a PROM from Newbear, however anyone who wishes to generate his own bootstrap program - perhaps to take advantage of the maximum 64 bytes available - can use virtually any of the common 32 x 8 Tri-state TTL PROM's available. Care should be taken, however, as the address inputs to the PROM's on this board are inverted and out of sequence relative to the connections assumed in the manufacturers data sheets and PROM programmers. Page 4 of this appendix shows, as an example, the 32 byte bootstrap program translated into the form required for PROM programming.

wij'

BEAR MICROCOMPUTER SYSTEMS

24 College Road, Maidenhead, Berks, SL6 6BN

HEXADECIMAL CODING FORM

PROGRAM	BOOT	VER	SION / AUTHO	R MRL DATE 3-2-78 PAGE 1 OF 1
ADDRESS	MACHINE CODE	LABEL	OPERATOR & OPERAND	COMMENTS
FFEO	8,6,0,3,	START	LDA A #3	RESET ACIA (a)
E,Z	B,7,F,4,0,1		STA A FAØI	
E.5	8.6.1.1.		LDA A #11	SET UP ACIA (a) CONTROL REG.
EJ	8,718,410,1		STA A FAQI	
EA	CEFCOO		LOX #FOO	POINT TO START OF IK RAM
E.D	3.5		TAS	POINT STACK SOMEWHERE !
J.J.	8.61F.410.1	LOOP	LDA A FLOI	ACIA (a) RX REG FULL ?
FI	8,5,0,1,"		BIT A #1	IF NOT THEN
F.3	2,71F.91		BEQ LOOP	LOOK AGAIN
F.5	B.6 1F.4 10.0		LOA A FLOO	GET DATA BYTE
F.8	A.71001		STA A O,X	STORE IT
FA	0.8		INX	POINT TO NEXT RAM LOCN
F.B	2.61F.11		BNE LOOP	PASSED LOC FFFF ?
. F.D	3.51		WAI	THEN KILL 'RUN' LAMP
FE	F.F.E.O .		START	RESET VECTOR
<u> </u>				
			<u>.</u>	
				THIS PROORAM PUTS FIRST
-				1024 BYTES TO BE RECEIVED
				BY ACIA (a) INTO TOP IK
<u> </u>	<u> </u>			OF MEMORY SPACE .
-				TO START : NIT 'RESET'
				WITH SYSTEM SET TO BOOT.
<u></u>				WHEN FINISHED : 'RUN'
-				LAMP GOES OUT.
		1		
<u> </u>		1		
		·		
			<u>·1</u>	

BEAR MICROCOMPUTER SYSTEMS

24 College Road, Maidenhead, Berks, SL6 6BN

HEXADECIMAL CODING FORM

PROGRAM	DUMP	VERS	10N .)	AUTRO	RM.R.C	DATE 3-2-78	PAGE / OF /
ADDRESS	MACHINE CODE	LABEL	OPERATOR & C	IPERAND		COMMENTS	
0,0,0,0	8.6.0.3	START	LOA A	allinga B	RESET.	ACIA (a)	
10,2	8,7 F.40.1		STA A	F401	NATION AND INTERNATIONAL AND ALL OF A DAMAGE AND A DAMAGE A		
, 10,5	8.6.1.1.		LOA A	<u>#11</u>	SET UP	ACIA (a) CONTA	OL REG
5.0	B,71F,410,1		STA A	F401	Leaf and the second		
O_A	C.E.F.C.0.0		LOX #FCC	0	POINT IN	IDEX REG AT	START OF
				an - a sharpeol to ghadagat y a bachar tar ana dhi	122 IK	OF MEMOR	SPACE
0,0	B.6 F.4 0.1	LOOP	LOA A	FNOL	ACIA (4)	TX BUSY ?	
	8,5 0,21		BIT A	# 2	1 Com	SO THEN	
11.2	2.71F.91		BEQ	LOOP		DOK AGAIN	
. 1,4	A, 6,0,0		LOA A	<u>0, x</u>	<u>667 87</u>	TE FROM M	EMORY
1,6	B,7 F,4 0.0		STA A	F400	<u>SENO 1</u>	*?	
119	0.8		INX		ROINT IN	OEX REG AT	NEXT
	SCIFFFFF	\	CMP X #F	FEF	BYTER	<u>E MEMORY</u>	
111	2,6,F,1 (E,E)	BNE JI	2010	FINISHE	<u></u>	a
ine	3.E		WAL	- 1000 PT 100 - 100 B 200 B 200 B 200 PT 100 PT	HALT C	PU & KILL	'RUN' LAMP
				an a suite anna an an Chùis Ann ann an Sh	10-10-10-10-10-10-10-10-10-10-10-10-10-1	a a para - any kaominina di kaomi	
			-	tan Manufactur (of start) thirtony and the Carl	71115 00	COGRAM TRANS	MITS 70P
				ne-entres entrestation	<u>1026 8</u>	VIES OF ME	WORY VIA
<u>}</u>				n	MC(M ()	¥.	·····
<u> </u>				an aanta opticaliisamen terdoarg	and a second	9 - Instantigiller in fant onderwyn i March fan Brithion en sin dwinner raft Praesant when	
<u>}</u>			-		at an an an	7 1000 0000	
<u>}</u> ▲ <u>↓</u>				an an san kala dan yaken ya kana an sa ka san ka ka pana k	<u></u>		
				anna an agus an Arth () fàsr (San Agus () an S	ENOS W	ITH 'RUN' LA	MP GOING
				an transmittige for the foreign dates of the	lour.	Odden stande film men i die er son i die soft geder tie die dae die "Briefe eine soft die soft waarde filme	en service na ince Tabayana esta anno
					STACK	MOINTER REG	ISTER
			5. 5. ¹		must	BE SET UP	BEFORE
		1	,		RUNNIN	S THIS PRO	GRAM AS
Lili					wai' I	NSTRUCTION	WILL USE
				news - out the second second second	THE	STACK .	
				and the last growth of the last state of the second state of the second state of the second state of the second			
Lui							1
1							2.

Арр 4 р 3

		ADDRESS								DATA						
Aδ	seen by	CPU		As	80 0	n k	y P	ROM			(B:	í.na	art	y)		
	(Hex)		Pro	ogr	amm	ler	(bi	nary)	D	D	D	D	D	D	D	D
				E	D	C	В	Å	8	7	6	5	4	3	2	1
	FFFF			0	0	0	0	0		1	1	0	0	0	0	0
	EF F7			0	0	0	2	L A	10	0	1	1	0	1	0	0
	E7			õ	õ	ŏ	1	1	1	õ	Ţ	ì	õ	1	l	1
	FB			0	0	3	0	0	0	0	1	0	0	1	1	0
	EB			0	0	-	0	nag a Áng	1	1	1	1	1	1	0	0
	F3 F3			0	0	1	1	C T	0	0	1	0	0	1	l	1
	עננ			0	ں ۲	^	0	0	1	~	- 7	- -	7		2	0
	ED			õ		õ	õ	-	0	0	1	1	0	1	0	1
	F5			0	571 odu	0	1	0		0	1	1	0	1	1	0
	E5			0	1	0	1	7	-	0	0	0	0	1	1	0
	F9 FO			0	1	1	0	0 n -	0	0	0	0	0	0	0	0
	Fl			õ	1	1	2	ō	I	õ	õ	0	Õ	1	ŏ	1
	El			0	1	l	1	1	0	0	0	0	0	0	1	l
	FE			1	0	0	0	0	l	1	l	1	1	1	1	1
	EE F6			1	0	0	0 r	1	1	0	l T	1	0	1	1	0
	E6			1	õ	ŏ	ī	ĩ	0	ō	õ	ĩ	õ	ō	0	1
	FA			1	0	1	0	0	0	0	0	0	1	0	0	0
	EA			1	0	Proved B	0		Ч	1	0	0	1	1	1	0
	F2 E2			L T	0		1	0	0	0	0	0	0	0 r	0	1
	FC			1	7	0	ŝ	0	1	7	7	7	õ	^	Ô	7
	EC			ì	l	õ	õ	1	ō	ō	ō	õ	õ	õ	õ	ō
	F4			ļ	1	0	1	0	1	r c	1	ļ	1	0	0	1
	E4			1	1	0	1	<u>.</u>	0	0	0	0	0	0	0	T
	F8 E8			1 7	1 1	l T	0	0		0	1	0	0	1	1	1
	FO			1	1	ī	ì	ō	10	ō	ō	ō	õ	ō	õ	1
	EO		1	1	1	1	1	1	1	0	0	0	0	1	1	0
								- <u>1</u>	1. /							
	Tri-s	state ppov			Dl			0	10		•	5V				
	JZAU	r Rom			D2 -		2		12		E	NA	BL	E		
	'l'=}	nigh			D3 ·		3		14		Ē					
	101 m.	LOW			D4 -		4		13		D	•				
		outpu	t s 89		D5 -	T-Line Wrone	5		12		- C					
	U -134	Start G			D6 -		6		11		- B					
	7				D7 -	1	7		10		- A					
					ov-		8		9		- n	R				
							L		1		10	5				

App4

p4

7768 MON 1 BOARD

Appendix 5 ; 7768 BUG 1

Purpose

7768 BUG 1 is a minimal system monitor which allows the user to enter and run programs via a Teletype or similar asynchronous data terminal.

It occupies only the top 256 words of memory so that it may be initially entered via the system control panel switches. Once entered into memory it can be dumped onto paper tape or cassette tape for subsequent re-loading by the MON 1 board Bootstrap Load facility.

Hardware

An ASCII send/receive terminal must be connected to ACIA (a) port, or to ACIA (b) port if locations FF84,FF92 are changed from Ol to 03, and locations FF8A, FF99 are changed from OO to 02.

Use

When 7768 BUG 1 is loaded, operation of the system Reset button will start BUG 1 running, and cause the terminal to print a '*' at the beginning of the next line. The system will then wait for the user to enter one of the following single letter commands;

- A (Alter memory location)
- E (Examine memory location)
- G (Go to start of user program and run it)
- R (Print contents of 6800 MPU registers resulting from run of user program)
- C (Continue to run user program after SWI)

The user may enter a program (into an area of memory other than that used by BUG 1) using the A & E commands, then start it running with the G command. If the processor encounters a SWI (Software Interrupt) instruction in the user program, then it will save the 6800 MPU registers on the stack and go to BUG L, printing a '*'. The saved MPU registers may then be printed out (R), altered (A), then the user program Continued at the instruction following the SWI, or started at a different location.

RAM

7768 BUG 1 uses RAM locations FOF5 to FOFE for temporary storage, and also has its own stack extending below FOF4. The user program may either use the BUG 1 stack, or set up its own stack in a separate area of RAM.

E (Examine) Command

When BUG 1 is waiting for a command ('*' printed), type 'E'. The monitor will respond by printing a space, then the user should type the address (in hexadecimal) of the memory location to be examined. The monitor will print a space followed by the (hex) contents of the memory location specified. e.g.;

*E FFOO 8E (user input underlined)

The user may then either;

- Type a CR (carr return) to terminate the Enter command.

or - Type a space, which will cause the monitor to print a space followed by the contents of the next memory location:

*E FFOO 8E FO F3 86 03

A (Alter) Command

When 'A' is typed after the monitor's '*', the monitor will print a space, then the user should type the address (in hexadecimal) of the memory location who's contents are to be changed. The monitor will then print a further space, after which the user should type (in hex) the new contents of that location. e.g.;

*A 0000 12

The user may then either;

- Type a CR to terminate the Alter command.

or - Type two hex digits to be stored in the next memory location;

- *A 0000 123456789ABC2
- (2 = CR typed by user)
- *<u>E 0000</u> 12_34_56_78_9A_BC2

G (Go) Command

When the user has loaded a program (using A & E commands) then to start it running type G. The monitor will respond by printing a space. Then type the program starting address. The system will then run the user program until it encounters a SWI instruction or the Reset button is operated.e.g.;

*G 0000

C (Continue) Command

When a running user program encounters a SWI command it will put the contents of the CC,A,B,X registers and the current Program Counter (= address of location following the SWI instruction) onto the stack, then jump to the Monitor program. If 'C' is typed when in Monitor mode then the old values of the MPU registers are retrieved from the stack, and the user program restarted at the address following the SWI instruction.eg;

* <u>C</u>

R (Register Print) Command

Typing 'R' when in command mode causes a print out of the contents of the MPU registers that were saved on the stack by the last SWI instruction encountered in the user program, and also the content of the stack pointer on entry to the Mcnitor following the SWI.e.g.;

*<u>R</u> FO 1E 55 BEOO 0010 0079 * | | | | | | | CC B A X P S

In the above example 'P' is the address of the location in the user program immediately after the SWI instruction (and is therefore the address at which the program will be restarted by a 'C' command).

The values of CC, B, A, X & P are obtained from the stack immediately above location 0079 (current position of S; stack pointer), thus;

*E 007A FO_1E_55_BEO0_0100p

If altered;

*A 007C FF2

*R FO 1E FF BEOO 0010 0079

Then the altered values will be loaded into the MPU when the next 'C' or 'G' command is given.

Example of BUG 1 use

To load & run the following program;

Loc Instr

0000	OF			START	SEI			*	set interrupt mask
01	8E	00	80		LDS		0080	9	define user prog stack
04	86	AA		LOOP	LDA	A	AA	9	display '1010 1010'
06	B7	FO	FF		STA	A	DISPLAY		- ·
09	3F				SWI			9	return to monitor
OA	86	55			LDA	A	55		display '0101 0101'
OC	B7	FO	FF		STA	A	DISPLAY		
OF	3F				SWI			ŝ	return to monitor
10	20	F2			BRA		LOOP		

*A 0000 0F8E008086AAB7F0FF3F8655B7F0FF3F20F2p

*E 0000 OF_8E_00_80_86_AA_B7_F0_FF_3F_86_55_B7_F0_FF_3F_20_F27

*G 0000 display should change to '1010 1010'

*<u>R</u> F8 1E AA BEOO OOOA 0079

*C display should change to '0101 0101'

*R FO 1E 55 BEOO 0010 0079

*<u>C</u> display should change to '1010 1010'

*R F8 1E AA BEOO 000A 0079

etc.

BEAR MICROCOMPUTER SYSTEMS

24 College Road, Maidenhead, Berks, SLG 6BN

HEXADECIMAL CODING FORM

PROGRAM	7768 BUG	F I VERSI	ON 01	AUTHO	RMRL	DATE 3-2-	78 PAGE 1 OF 4
ADDRESS	MACHINE CODE	LABEL	OPERATOR & OP	ERAND		COMMEN	ITS
, , ,		CTRLA	EQU & F41	21	ACIA (a)	CONTROL/STATU	IS REG ADDRESS
		CTRL.B	EQU \$ F40	23	• (6)	81 - 21	~ r }
		DATA · A	EQU \$ F40	20	ACIA (a)	DATA REG	ADDRESS
		DATAB	EQU SF40	02	. (6)	4 p.	
		TOPSTK	Equ \$ FOI	F3(FOED)	TOP OF 5	TACK USED	87 7768 BUG 1
		JMPNMI	EQU \$ FO.	FS	SPACE FOR	JUMP TO	NMI HANDLER
		JMPIRQ	EQU \$ FO.	FE	* • •	۰ <i>۵</i> ۰	IRQ "
		TMPXHI	EQU S FOI	= 8	TEMP STO	RAGE FOR	7768 BUGIUSE
		TMPXLO	EQU \$ FOR	= c	₽ `	n 7.	r. 14 r ₁
		TMPSTK	EQU \$ FOI	= D	4	** •	· · · ·
F.F.0.0	BEFOFS	RESET	LDS 井TOI	ostk	SET UP	BUG STACK	<
0 3	8,6,0,3		LDA A #\$	3		*	
, 0,5	B,7,F,4,0,1		STA A CTR	LOA	RESET	ACIA'S	
10,8	B,7,F,4,0,3		STA A CTA	12-B			
OB	BFFOFD	SWINT	STS TMP	STK	SAVE P	ROG'S STA	CK POINTER
, DE	8EFOF3	RSTART	LOS # TOI	ostk	& SET	UP BUG	'S STACK
	8,6,1,1		LDA A HS	\$11			
1,3	87 F.401		STA A CTA	2L-A)	SET UP	ACIAN	
1,6	B7 F403		STA A CT	RL·B			
1.9	8,D 5,B		BSR PCI	?LF¥			
IB	8,0,7,1		BSR GK	RН	GET CO	MMAND	
, 1,D	8,1,4,1		CMP A #	'A	ALTER	?	
JF	2,7,3,6		BEQ AL	TER			
1.5	8,1,4,3,		CMP A #	E	CONTIN	VE ?	
, 2,3	2,7,2,E		BEQ CO	DNT			
, 12,5	8,1,4,7,		CMP A #	¹ G	60 ?		
. 27	2,7,1,5		BEQ 60	6060			
, 12,9	81521		CMP A H	R	REGISTI	ER PRINT	r ?
2_B	2,7,3,3		BED RE	GPNT			
, 2,D	8,1,4,5		CMP A #	<u>'E</u>	EXAMI	NE ?	
, 12,F	2600		BNE RST	TART	IT WAS	RUBBISH -	RESTART
. 3,1	8,D,7,2,		BSR GET	ADR	GET AL	DORESS TO	D EXAMINE
,3,3	8,0,6,A	EXAMLP	BSR PZ	HXS	PRINT	CONTENT	5
, 3,5	8, D 14, B 1		BSR GE	TCH	WAIT FO	R NEXT K	ETBOARD INPUT
, 37	8,1,2,0		CMP A #	\$20	SPACE	?	

App 5 p4

BEAR MICROCOMPUTER SYSTEMS 24 College Road, Maidenhead, Berks, SL6 6BN

HEXADECIMAL CODING FORM

PROGRAM	7768	Bug	l	VERSI	ON O	1	AUTHO	RMRL	DATE 3-2-78	PAGE2 OF4			
ADDRESS	MACHINE	CODE	LAB	EL.	OPERA	TOR &	OPERAND		COMMENTS				
F.F.3.9	26.03				BNE	R	START						
13,8	0.8	1 .	π		INX			POINT @ NEXT ADDRESS					
, 3 C	2.0,F.S	51.			BRA	E	XAMLP	60 BACH	UNTENTS				
, 3,E	8,D 16,5	51,1	6060	60	BSR	6	ETADR	GET PR	DGRAM START	ADDRESS			
, 40	FEFC	FD			LOX	7	MPSTK	POINT	X @ PROGRAM	COUNTER			
, 4,3	0,81				INX			POSI	TION IN ST	TAC K			
4.4	0 81	1.			INX			(Dor	V'T YOU WIS	H YOU HAD			
. 4,5	0 8 1				INX			A	PDP-11)				
4,6	0,81	1.			INX								
4,7	0,81				INX								
14.8	0,81				INX								
49	86 F.C	F,B			LDA	A 1	MPXHI	LOAD r	1 WITH DESI	RED			
<u>4</u> C	A 7 10,0				STA	A >	٢	START	ING ADDRESS				
4,E	8,6,F,0	FC			LOA	A 7	MPXLO	IOR	EVEN A 68	(? 90			
5,1	A, JO, I				STA	A ;	×, 1						
15,3	BEIFO	FD	CONT		LOS	7	MPSTK	RESTO	RE STACK	POINTER			
15,6	3,B				RTI			& OVER	TO USER	PROGRAM			
15.7	8 D 4 C	<u> </u>	ALTE	٢	BSR	G	ETAOR	GET AD	ORESS TO BE	CHANGED			
15.9	8,0,5,E	3	ALTL	P	BSR	H	EX2IN	(BACK TO	RSTART IF NO	T HEX)			
15,8	AJPO				STA	A >	٢	STORE	NEW DATA				
, S D	0.81	<u> </u>			INX			POINT	Q NEXT LO	CATION			
IS,E	20 F.9	<u> </u>			BRA	A	LTLP	60 BAC	K TO GET N	EW DATA			
. 16.0	8,D,3,F	-	REGPI	VT	BSR	F	WTSP						
6.2	FEFO	FD			LOX	T	MPSTK	POINT .	X Q USER PI	ROG STACK			
. 16,5	8,D13,-	2			BSR	I	PZHES	PRINT	CC REG FI	com stack			
16,7	8,D13,5	5.			BSR	I	PZHKS	PRINT	B REG	<u> </u>			
16.9	8, D 3.3	SI			BSR]	EP2HKS	PRINT	A REG	· ·			
6.B	8,D12,1	EL.			BSR	1	PHHES	PRINT	X REG	<u>، ب</u>			
. 16.D	8,0,2,0	<u>.</u>			BSR		[P4H×S	PRINT	PROGRAM'S I	».c. ,			
6.F	$C_{F_1}F_1$	D_1F_1D			LOX	#	TMPSTK	ļ					
17,2	8,0,2,9	81			BSR		PGHAS	PRINT	USER PRUG'S	s.P.			
7,4	20,9,8	8	STAR	12	BRA	<i>I</i>	RSTART	4 BACK	FOR NEXT	COMMAND			
7.6	8,6,0,1	2	PCRLI	=*	LOA	A t	+\$0D	(CARA.	RETURN)				
7.8	8.D.1.	S		<u></u>	BSR	/	ONTCH	ļ					
,7,A	8.6 0.1	91			LOA	A #	‡\$0A	(LINE	FEED)				

App 5 p 5

BEAR MICROCOMPUTER SYSTEMS

24 College Road, Maidenhead, Berks, SL6 6BN

HEXADECIMAL CODING FORM

PROGRAM	7768 806	VERSI	0N <i>0</i>	1	AUTHO	RMRL	DATE 3-2-78	PAGE 3 OF 4
ADDRESS	MACHINE CODE	LABEL	OPERAT	FOR & O	PERAND		COMMENTS	
FFITC	8 P 1 2		BSR	f	NTCH			
J.E	8.612 AL		LOA	A #	+'*			
, 18,0	2.0 0 E		BRA		PNTCH	(BR	* RTS)	
18,2	B.6 F.4 0,1	GETCH	LDA	A C	TRLA	WAIT A	FOR A CHARAC	TER TO
, 18,5	4.71 . 1 .		ASR	A		BE	RECEIVED INT	O ACIA(a)
, 18,6	2,41F,A1		BCC	6	SETCH			
18,8	B,6 F 4 0,0		LDA	A D	ATAA	PUT IT	INTO A RE	G .
18 B	8,4,7,F		AND	A #	\$\$7F	LIFE IS	SIMPLER WITH	OUT PARITY
8,D	3,91,1		RTS	•				
. 18 E	8, D F, 2 .	G4PCH	BSR	(GETCH	GET A	CHARACTER IN	TO A REG
190	F.6 F.4 0,1	PNTCH	LOA	BC	TRLA	WAIT U	INTIL ACIA (a)	TRANSMIT
. 19,3	C5021		BIT	B	#2	BUFFE	R IS EMPTY	
19.5	2,71F.91		BEQ	1	NTCH			
<u>, 9,7</u>	8,7 F,40,0		STA	A C	ATAA	THEN T	RANSMIT A R	EG
. 19 A	3.9		RTS					
. 19.8	0.81	IP4H#S	INX					
<u>,9,C</u>	8, D 12, 61	P4H¢S	BSR	P	2HEX			
. 19E	0,8	IPZHAS	INX					a
. 9F	8,D,2,3,	P2HES	BSR	P	2HEX		ه د در ۲۰۰۰ د در ۲۰۰۰ د در ۲۰۰۰ د در ۲۰۰۰ د در ۲۰۰۰	
A,I	8,6,2,01	PNTSP	LDA	A #	+\$20	(SPAC	E)	
A.3	2,0 E.B.		BRA	P	NTCH	(BR	& RTS)	
A.5	8.D.F.A.	GETADR	BSR		NTSP			
. A.7	8,D10,D1		BSR	Н	EXZIN	GET FI	RST BYTE OF	APPRESS
, A.9	B,7,F,O,FB		STA	A T	MPXHI	* STOR	EIT	
, AC	8,D10,81		BSR	H	EX2IN	GET SI	ECOND BYTE	
A,E	B,7 F,O F.C		STA	A T	MPXLO	4 STOR	E THAT	
. 1B.1	F.E.F.O.F.B		LOX	T.	MPXHI	TRANSFE	R ADDRESS -	TO X REG
<u>B</u> ,4	2.0 E.B.		BRA	/	NTSP	(BR +	RTS)	
B.6	8,D12.41	HEX2IN	BSR	(ETHEX	GET O	ONE HEX O	1617
B.8	4.81		ASL	A	5	MOVE	IT LEFT 4	BITS
18,9	4.8		ASL	A				
, BA	4.8	ļ	ASL	A			1996 - Taman Ing ang ang ang ang ang ang ang ang ang a	18
, 18,B	4.81		ASL	A				
B,C	3.61		PSH	A		4 SAVI	E ON STACK	(
<u>B</u> ,D	8,D11,D1		BSR	3	GETHEX	GET 1	VEXT HEX	01617

App 5 p6

.

BEAR MICROCOMPUTER SYSTEMS

24 College Road, Maidenhead, Berks, SL6 6BN

HEXADECIMAL CODING FORM

PROGRAM	7768 BU	5 1	VERSI	ON O	I	AUTHOR	MRL	DATE 3-2-7	8	PAGE4 OF 4
ADDRESS	MACHINE CODE LABEL			OPERATOR & OPERAND			COMMENTS			
FFBF	8,410,F1			AND	A #0	0F	THIS 1	S RIGHT	4	8175
1, 10,1	3,3			PUL	B		RETRIEV	E LEFT	4	BITS
, 122	1,B1,1,			ABA			4 MER	GE THEM		
L C 3	391			RTS						
C.4	A.6001	PZH	εx	LOA	A.	x	GET BY	TE TO BE	P	RINTED
, C,6	8, D 10, 41			BSR	PNT	LH	PRINT H	EX CHAR =	LE	T 4 BITS
L 1C,8	A,61001			LOA	A X	٢	RELOAD	A REG		
, C,A	2,010,41			BRA	PNT	RH	(BR & A	2TS), PRINT	RI	CHT HEX
, cc	4.41	PNTL	-H	LSR	A		SHIFT	A REG RIE	HT	BY 4 BITS
L C D	4.41.1.			LSR	A					i i i i i i i i i i i i i i i i i i i
IC E	4.41			LSR	A					
, C,F	4.41 . 1 .			LSR	A					
10,0	8,410,F1	PNTR	Н	AND	A #	4OF	BLANK C	DUT LEFT	4	BITS
, D,2	8, B 13,01			ADD	A #	\$30	CONVERS	ION , HEX	70	ASCII
D.4	8,1 3,91			CMP	A #	\$39				
D.6	2,3,8,81			BLS	PI	VTCH	(BR 9	LRTS)		
10,8	8,B 0,7			ADD	A #	\$7				
D,A	20B4			BRA	P	NTCH	(BR	& RTS)		
, D,C	8,0,8,0	GETH	IEX	BSR	G	PCH	GET AS	CI CHAR	ACT	ER
, DE	8,1301			CMP	A #	\$ 30	CONVER	T TO HE	Ξ Χ,	
E.O	2, 3, 9, 2,			BMI	57	ARTZ	60 70	START2 1	F (HARACTER
IE2	8.1.3.91			CMP	A # 9	39	IS NO	T 0-9, A.	F	
. IE.4	2.FIDA			BLE	RT	rs			.	
. E.6	8,1,4,1,			CMP	A #\$	41				
. IE.8	2, B 8 A	_		BMI	STR	RT2				
L. IEA	8,1 14.61			CMP	A #	\$46				
E.C	2,E18,61			BGT	57	ARTZ				
IE,E	8.010.71			SUB	A #	+\$7				
F,O	3.9			RTS						
	<u></u>						FFFI -	FFF7	SPA	re!
-				Į						
F.F.F.8	F.O.F.81			FDB	JMF	IRQ	IRQ	VECTOR		
FFFA	F.F.O.B.			FDB	SW	INT	SWI	et		
FFFC	F.0 F.5			FDB	JMP	NMI	NMI	<u>n</u>		
FFFE	F.F.0.01			FDB	RES	SET	RESET	81		

App 5 p 7