## 7768 MON 1 BOARD

```
1. Introduction
2. Board Characteristics
3. General Description
4. Circuit Description
5. Construction
6. Testing
7. Diagnostics
Figs
    1 Overall Schematic
    2. ACIA Buifers & Clock Divider Schematics
    3 Component Side View of Board
    4 Optional Straps
    5 Ribbon Cables
    6 \text { Components}
    7 Memory Map
    8 Connector Wiring
Appendices
    1 Configuration Guide
    2 User Tips
    3 ACIA Programming
    4 32 byte Bootstrap & Dump Programs
    5 7768 BVG 1
```


## 1. Introduction

This board has been produced as the first stage of expansion of the basic 7768 CPU , from a aingle board experimental machine to a full microcomputer.
When the excitement of toggling programs into the basic 7768 CPU board by hand has subsided a little, then users will wish to expand their system, not only by adding more memory (e.g. by using the 77684 k RAM board), but also by;

- Linking up to an external device such as a cassette tape recorder interface or a paper tape reader/punch combination so that programs may be stored permanently and re-loaded easily.
- Connecting any Teletype, VDU or similar terminal that may be available.
- Implementing some form of Monitor, or simple Operating System, to drive these I/O devices and generally aid in program loading and de-bugging.
The MON 1 board provides these facilities in a way which gives maximum flexibility for system growth, and for the particular requirements of the individual constructor.


## 2. Board Characteristics

Construction;
$8.0^{\prime \prime} \times 8.0^{\prime \prime}$ single sided PCB with gold plated $0.1^{\prime \prime}$ edge connector contacts. Compatible with 7768 CPO electrically and mechanically.
Bus;

Power; Buffered on all lines. Compatible with 7768 system bus.
Requires +5 V stabilised DC e 0.55 A typical. +12 V DC © 100ma and -12V DC e 50mA may also be required depending on the type of serial I/O interface circuitry used.
Serial I/O: Maximum of 2 transmit and 2 receive asynchronous serial ports. Standard data transmission rates from 50 to 9600 baud, crystal controlled frequencies. TTL, RS232C(V24) or '20mA' serial interfaces. Software selectable character of 7 or 8 data bits with or without parity, with 1 or 2 stop bits.

Memory; 1024 bytes of RAM, which may be writemprotected, plus 32 or 64 byte ROM bootstrap.


The basic functional blocks on the board are;

- Two ACIA's (Asynchronous Communications Interface Adaptors) which allow the system to send and receive the type of serial asynchronous (stop-start) signals used by the majority of low speed computer peripheral equipment ( cassette recorder interfaces, Teletypes, VDU's etc.) ACIA a (X5) is always fitted; ACIA b may be added later as the system grows. Buffer circuits in the ACIA serial transmit and receive lines convert between the MOS logic levels of the ACIA IC itself and TTL, RS232C(V24) or '20mA Current Loop' circuit interface levels as may be required by the peripheral device. A divider chain driven by the $C P U 5 \mathrm{MHz}$ clock provides an accurate set of frequencies to drive the ACIA's and hence control their operating baud rate(s).
- A 1024 byte block of Read/Write memory (RAM) located at the top of memory address space (see Fig. 7). This may simply be used as additional memory in a basic system, or it can be used to hold the system Monitor program. According to the setting of a strap on the board, this lk block of RAM may be 'Write Protected', so that the Monitor program held in it cannot be corrupted by faults in any other program running on the system.
- 32 or 64 bytes of Read Only Memory; implemented with easily programmed TTL $32 \times 8$ bit PROM's. This will normally hold a system 'Bootstrap' program which is run whenever the computer is switched on to load the system Monitor program from an external source (0.g. a cassette recorder) into the lk RAM. (The board automatically disables the 'Wrtie Protect" feature during a Bootstrap load).

This arrangement; of using a short Bootstrap program stored in ROM to load the full system monitor, means that the fixed element (in ROM) is kept to a minimum and is therefore not likely to need changing, whereas the system monitor proper can easily be altered as the system grows, or when the user wishes to experiment with different features.

## 4. Circuit Description

X23,29 buffer and invert the least significant ten address lines (AO-A9) from the system bus. These ten buffered address signals $(\overline{A O}-\overline{A 9})$ are then connected to the ten address inputs of each $1024 \times 1$ bit Random Access Memory (X15-22) to select the desired bit in each IC. The inversion of AO-A9 caused by X23,29 does not matter as it is present during both Read and Write operations, so effectively cancells.
The four most significant address lines (Al2-15) are connected to Nand gate Xl4 so that pin 8 of this IC goes low - enabling one of the two 'l out of 4 decoders' in X14-only when these address lines are all at logic 'l'; corresponding to addresses in the range Fxxx (hex). When X13 pin 15 is low, then one of its four outputs (pins $9,10,11,12$ ) will go low, according to the state of the address lines AlO,11;

| All AlO |  | X13 pin |  |  |  | Address range | Use |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 910 |  | 12 |  |  |
| 0 | 0 | 1 | 11 | 1 | 0 | $\mathrm{FOOO}-\mathrm{F} 3 \mathrm{FF}$ | Sel of 256 byte RAM on CPU |
| 0 | 1 | 1 | 10 | 1 | 1 | F400 - F7FF | Input/Output addresses |
| 1 | 0 | 1 | 11 | 0 | 1 | F800 - FBFF | Reserved for VDU memory |
| 1 | 1 | 0 | 1 | 1 | 1 | FCOO - FFFF | 1 K RAM on MON 1 board |

When pin l2 is low, the output pin 6 of X14 is forced high, to select the 256 word memory on the CPU card itself. For a large system pins $1 \& 2$ of X14 would be connected to pins $4 \& 5$. However, where ciiy the CPU and MON 1 cards are fitted, then pins $1 \& 2$ of X14 should be connected to the address line Al5, so that the 256 word CPU board memory is also selected when Al5 is low. This allows it to appear in address space 0000-00FF, where the short (Direct) address instruction mode can be used.

Pin 10 of X13 going low signifies an I/O operation; as discussed later.

When pin 9 of X13 goes low, then the second 'one out of four decoder' in X13 is enabled, and one of its outputs (pins $4,5,6,7$ ) will go low according to the state of the system R/W (Read/Write) line and the board $\overline{B O O T}$ input. This latter input is connected to OV via a single pole on/off switch which is closed for Bootstrap Load', otherwise open.

| $\begin{aligned} & \overline{\mathrm{BOOT}} \\ & \text { input } \end{aligned}$ | R/W | X13 <br> 4 | Use |
| :---: | :---: | :---: | :---: |
| OV | 0 (Write) | $1 \begin{array}{llll}1 & 1 & 0 & 1\end{array}$ | Bootstrap mode write |
| +5V | 0 " | $1 \begin{array}{llll}1 & 1 & 1 & 0\end{array}$ | Normal mode write |
| OV | 1 (Read) | $\begin{array}{llll}0 & 1 & 1 & 1\end{array}$ | Bootstrap mode read |
| +5V | 11 | $1 \begin{array}{llll}1 & 0 & 1 & 1\end{array}$ | Normal mode read |

When pin 4 goes to 0, X9 pin 9 is forced to 'l', enabling the two X9 gates feeding the PROM's $\times 3,4$. If address line A5 is at '0', then X9 pin 3 will go to ' 0 ', enabling X3, whereas if A5 is 'l', A5 will be '0', X9 pin 3 will be 'l', and X9 pin 6 will go to '0', to enable X 4 .
The 1024 x 1 bit RAM's (X15-22) are enabled via Xll, 12 whenever X13 pin 5 is low (a read from memory in normal mode), or Xl3 pin 6 is low (a write from CPU into memory in Bootstrap mode). If pin 9 of XIl is strapped to pin 7 of X13, then X15-22 will also be enabled when X13 pin 7 goes low (Write from CPU in normal mode). However, if Xll pin 9 is connected to Xll pin 10 instead, then in
normal mode the RAM's XI5-22 will not be affected by a 'write from CPU' operation.
X10 pin 11 pulls the $R / W$ inputs to X15-22 low (= write) during a write operation ( $R / W$ input to board low) when the E timing input to the board is high. These $R / W$ and $E$ board input signals are buffered and inverted as necessary by parts of Xl0,29.
Tri-state buffers X7, 8 provide a path for information to enter and leave the system data bus. If information is to be read from the 1024 byte RAM (X15-22), the ROM's (X3,4) or either ACIA, then Xll pin 6 goes low to enable the card data output buffers.
$\overline{I O}$ (XIl pin 12) goes low when X13 pin 12 goes low as long as $\overline{A C}$ and $\overline{A 3}$ are both high (Address bus lines A2 \& A3 0). This signal enables the data output buffers via Xl2,ll, and is also connected to the CS2 (Chip Select 2) input of both ACIA's.
The ACIA's transfer information to and from the system over their 8 bidirectional data lines ( $\mathrm{X} 5,6$ pins $15-22$ ). The $E$ input to $X 5,6$ (pin 14) ensures correct timing of the data transfer, while the direction of data flow is controlled by $R / W$ (pin 13). The 'RS' (Register Select, pin 11) input selects the 'data' or 'Control/ Status' registers within the ACIA for connection to the data bus. For an information transfer to take place, the CSO \& CSI inputs must be high, and the $\overline{\mathrm{CS} 2}$ input low. $\overline{\mathrm{CSC}}$ is fed from XIl pin 12 as previously described, while CSO is permanently high. CSl is connected to address line Al (X6) or $\overline{A 1}$ (X5) so that X5 is selected when address bus line Al is at 0 , X6 when it is at 1.
The $\overline{I R Q}$ (Interrupt Request) outputs of $X 5,6$ are buffered by the open collector inverters (part of XI) to drive the $\overline{I R Q}$ input of the CPU card.

The transmit and receive halves of each ACIA require clock inputs (TX Clk \& RX Clk) normally at 16 x the serial data baud rate although the ACIA's may also be programmed to work with clock inputs at 1 x or 64 x the baud rate. Simple RC filters (e.g. C3, R14) and schmidt trigeer buffers are provided to reduce any noise that may be present on the clock signals. The values shown are nominal, and users experiencing difficulties with noisy clock inputs may increase the capacitance values, especially if the clock frequencies involved are relatively low.
The transmit serial data from each ACIA (pin 6) is fed to a conditioning circuit (e.g. Q1 etc.) to convert it to TTL, RS232C or 20 mA current loop signals as required. Similar conversion circuits (e.g. Q3 etc.) are provided for the received serial data signal.

Each ACIA also has a data link control output (RTS; Request To Send) and two inputs (CTS; Clear To Send, and DCD; Data Carrier Detect). These may be useful in some applications and are therefore brought out (un buffered) to the card edge connector. If they are not used, then the inputs ( $\overline{D C D} \& \overline{C T S}$ ) must be connected to OV for proper operation of the ACIA.
Further information on the characteristics and use of ACIA's is given in Appendix 3, and the user is also advised to read the manufacturer's data sheet for these devices.
X24,25 \& 26 divide the CPU 5 MHz clock to obtain a series of frequencies which are nominally 16 x the 'standard' data rates of $300,600,1200,2400,4800 \& 9600$ baud. (Due to practical difficulties the actual frequencies produced are $0.16 \%$ higher than nominal,
e.g. the $116 \times 9600 \mathrm{~Hz}$ output is actually $16 \times 9615 \mathrm{~Hz}$, but this is well within the acceptable frequency tolerance for all peripheral devices). For those wishing to operate at lower baud rates X28 may be set to divide the $16 \times 1200 \mathrm{Hx}$ signal by any integer from 1 to 16 (see Fig 4). These 'standard' frequencies are available at the board connector for wiring to the TX Clk, RX Clk board inputs as required.
X26,28 are four stage binary counters with an output pin (15) which goes to 1 when the '1111' state is reached. This output is inverted and fed to the counter synchronous load input so that at the next clock pulse the state of the input pins ( $A, B, C, D$ ) is loaded into the counter. Thus the counter counts cyclically between the number at the A B C D inputs and 'llll'. Since the $A B C D$ inputs to $X 26$ are 1100 , then it will count in the sequence;

| $Q_{A}$ |  | $Q_{B}$ |  | $Q_{C}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 |  |
| 0 | 0 | 1 | 0 |  |
| 1 | 0 | 1 | 0 |  |
| 0 | 1 | 1 | 0 |  |
| 1 | 1 | 1 | 0 |  |
| 0 | 0 | 0 | 1 |  |
| 1 | 0 | 0 | 1 |  |
| 0 | 1 | 0 | 1 |  |
| 1 | 1 | 0 | 1 |  |
| 0 | 0 | 1 | 1 |  |
| 1 | 0 | 1 | 1 |  |
| 0 | 1 | 1 | 1 |  |
| 1 | 1 | 1 | 1 |  |
| -1 | 1 | 0 | 0 |  |

Note that there are 13 counts in a complete cycle, and during this time the QC output changes from 0 to 1 twice. Thus the input to the next divider stage (X25 pin 1) is effectively $5 \mathrm{MHz}+13 / 2$

## 5. Construction

Refer to Figs $3-6$
The close track spacing necessary, particularly arourd X3-6 and X15-22, means that great care has to be taken to avoid accidental short circuits. The constructor should take care to make good soldered joints using the minimum amount of solder while ensuring that a joint is made all round the component pin or wire end. Use of a small soldering iron with a small, clean, bit is essential. Also, before fitting any component, feel all over the track side of the board for any loose swarf left from the board drilling process, and examine it carefully for unetched copper 'bridges' between tracks.
The use (or not) of IC sockets is largely a matter for personal preference (although sockets should be fitted in the X3,4 positions to allow for any possible changes to the bootstrap program). Poor quality sockets must be avoided as they can cause many hard to trace faults. Provided that the constructor is sure of the quality of the $I C^{\prime}$ s he is using, is confident of his ability to solder tham in the xight way round first time, and is using a low leakage soldering iron, then there is no reason why the IC's should not be soldered directiy into the board. In case of trouble, remove a suspect IC by first cutting the body free from all Leads, then remove the IC leads from the PCB one at a time. This procedure ruins the IC but does least damage to the board.

The best order of construction is;
First fit all the straps (not the ribbon cables at this time) using sleeved wire where appropriate. One way of getting thin sleeved wire is to take a length of thin solid cored insulated wire, strip off the insulation for about $\frac{1^{\prime \prime}}{}{ }^{\prime \prime}$ from each end, then, grasping the inner wire firmly at each end with pliers and/or a vice, pull until you can feel the copper wire stretch and flow slightly. This operation reduces the diaweter of the wire slightly so that it will slide freely within the insulation, and it also removes the 'spring' from the wire so it may be formed more easily.
Next, form and fit the ribbon cables as shown in Figs 3 \& 5, followed hy the miscellaneous resistors, capacitors, diodes and transistors.

Finally, fit the IC's; with $\mathrm{X} 5,6$, \& $15-22$ being fitted last.
After assembly clean the track side of the board thoroughly with a small stiff brush (a very hard toothbrush is ideal) and examine it carefully for short circuits caused by bent leads, excess solder on joints, solder splashes etc.

## 6. Testing

a) First check with an ohm meter for short circuits between tracks connectins X15-22, also between OV \& +5 V . Some reading is to be exnected due to the internal resistances within IC's, but use the meter on its lowest ohms range to detect true short circuits. This stage is most important as it can reveal faults which would otherwise prove extremely difficult to locate.
b) Strap $A$ to $B$ so that the 256 word CPU moard memory will respond to addresses below 8000. Strap $F$ to $D$ to remove the Write Protection from XI5-22. X3,4 should not be fitted at this stage.
c) Check the wiring between the MON 1 and CPU cards, then switch on while carefully monitoring the +5 V supply. (Note that the + and - I2V supplies are not needed at this stage so it might be prudent to leave them un connected). Leave the equipment switched on for a few minutes while checking all components for signs of overheating.
d) Test the operation of the Control Panel Load, Reset \& Data switches, they should appear to operate as they did before the MON 1 card was added to the system. In fact, however, the Control Panel is now loading into and examining the top 256 words of the 1 k memory on the MON 1 board, rather than the 256 word CPU board memory. (The Load logic forces the high 8 address lines to 'l's). One slight difference is that setting $F F$ on the address switches now accesses a RAM location rather than the Data Switch \& Display Register.
e) Load and run the following program;

Address Contents

| FF OO | 08 | START | INX |
| :--- | :--- | :--- | :--- |
| FF O1 | 26 FD | BNE START |  |
| FF O3 | 4 C |  | INC A |
| FF O4 | B7 OO FF | STA A DISPLAY |  |
| FF O7 | $20 \mathrm{F7}$ | BRA START |  |
| FF FE | FF OO | Program start address |  |

This is the FLASHER Version 1 froa the CPU manual modified to run on a system incorporating the MON 1 board; it increments the display about once per second. The main differences from the original version are;

- Since the system now has more than 256 words of memory, we have to specify the full 16 bit memory addresses, as in the STA A DISPLAY instruction.
- Program addresses are given in the listing as the full 16 bits ( 4 hex digits) although when loading and examining via the control panel only the least significant 8 bits (two right hand hex digits) are set up - the CPU Load lcgic automatically sets the most significant digits to $F F$
- When the MPU RESET is applied, the CPU looks at addresses FFFE and FFFF for the program starting address. Since the system now uses all 16 address bits (having more than 256 words of memory) and as address FFFF no longer corresponds to the Data Switch Register, we have to load the program starting address into locations FFFF \& FFFE before operating RESET.
f) Since the display (and switch register) are effectively the highest addresses of the 256 word CPU board memory, and since we have now set the system so that this 256 word memory will
respond to addresses in the ranges 0000 to 7000 and $F 000$ to $F 3 F F$,
the display (and switch register) will respond to addresses OOFF, OLFF, O2FF - - 7FFF and FOFF, F1FF, F2FF, F3FF

Change the address part of the STA -- instruction in the above program (locations FFO5, FFO6) to check that the addresses given above are valid.
g) Connect a temporary wire between pin $20(\overline{B O O T})$ and OV, then examine the contents of memory via the control panel. All locations should appear to contain $F F$ (all 'I's) as long as X3,4 are not plugged in.
Try to load a known pattern (other than FF) into memory; the display should show the pattern for as long as the Load switch is held depressed, but should revert to FF when the Load switch is released. Now, without switching off, or operating any of the control panel switches, cut the temporary wire linking pin 20 to OV. The display should now show the data previously loaded.
h) Reconnect the temporary wire between pin 20 and $O V$, plug in X3,4. Now read and check (via the control panel) the contents of these $\operatorname{ROM}(s)$. Note that due to the partial address decoding used, the same information will be read regardless of the setting of the two mist significant address switches (A6 \& A7). Disconnect the temporary wire.
i) Strap $U, V, W, X$ to give the desired frequency on edge connector pin 13 ( $16 \times 1200 / \mathrm{n} \mathrm{Hz}$ ). Check the frequencies on all outputs (connector pins 13-19). Note that if viewed on an oscilloscope, a slight jitter will be visible on the higher frequency outputs.
k) Test the ACIA's and their buffers by linking $\overline{C T S}$ and $\overline{D C D}$ of each to $O V$, and connecting one of the ACIA clock divider outputs to the TX CIk \& RX CIk ACIA inputs (board connector pins $60,61,62,63$ ).

Test ACIA (a) (X5) first by temporarily looping TX DATA to RX DATA (edge connector pins 66,70 \& 72 connected together, no connection to pin 67) and ensure that both TX and RX Data buffers are set up for the same interface levels (TTL or RS232 or 20 mA ). Load and run the following program;

| Address | Contents |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| FF 00 | CE F4 00 | START | LDX 析 $\mathrm{F}_{4} 00$ | point © ACIA a |
| 17 03 | 8603 |  | I.DA A + 3 |  |
| FF 05 | A7 01 |  | STA A X,I | reset ACIA |
| FF 07 | 8611 |  | LDA A \# 11 |  |
| FF 09 | A? 01 |  | STA A X,1 | set ACIA control reg |
| FF OB | A6 01 | LOOP | LDA X, 1 | get ACIA status reg |
| FF OD | 8502 |  | BIT A \#2 | TX buffer empty ? |
| FF OP | 2704 |  | BEQ TSTRX | wait for it |
| FF 11 | 96 FF |  | LDA A SWREG |  |
| FF 13 | A7 00 |  | STA A X | transmit sw reg |
| FF 15 | A6 01 | TSTRX | LDA A X,I |  |
| FF 17 | 8501 |  | BIT A \# \# | RX buffer full ? |
| FF 19 | 27 FO |  | BEQ LOOP | \& round again |
| FF 1B | A6 00 |  | LDA A X | get rec data |
| FF ID | 97 FF |  | STA A DSPLAY |  |
| FF IF | 20 EA |  | BRA LOOP | \& round again |
| FF FE | FF 00 |  |  | start address |

This program transmits the setting on the control panel switch register via the ACIA, The serial signal is then received by the same ACIA, and displayed. Typical waveforms to be found on the edge connector pins $66,70,72$ are shown below for RS232 interfaces, the waveforms will be inverted for 20 mA or TTL interfaces.
Switch Reg Setting


ACIA(b) (X6) can be tested similarly; change the first instruction of the test program to

CE F4 O2 START LDX \# F402 point @ ACIA b

## 2. Diagnostics

To be performed with the board removed from the system and supplied with $+5 \mathrm{~V},+12 \mathrm{~V}$ \& -12 V .

Test signals to be applied to board connector;
${ }^{\prime} O^{\prime}=$ direct connection to OV.
'1' = connection to +5 V via lk ohm resistor.
Measurements made with $20 k o h m / V o l t$ or better meter;
$\begin{array}{ll}\prime O^{\prime} & =0 \text { to } 0.4 \mathrm{~V} \\ \prime & I^{\prime}=+2.4 \text { to }+5 \mathrm{~V} \quad \text { Anything inbetween is wrorig. }\end{array}$
a) Address Buffers X23,29

Output of inverter should be opposite to input;


etc.
b) $R / W \& E$ Buffers X10,29 (parts)

Check that XlO pin 9 is ' 1 ' and XlO pin 8 is ' 0 ' when ' 0 ' is applied to $R / W$ (con. pin 4 )

Check that X10 pin 9 is 'O' and XlO pin 8 is 'l' when 'l' is applied to $R / W$.

Check that XIO pin 1 is 'I' and XlO pin 3 is ' $O^{\prime}$ ' when 'O' is applied to B (con. pin 6)
Check that XIO pin 1 is ' 0 ' and XlO pin 3 is 'I' when ' 1 ' is applied to $E$.

Check that X10 pin 11 is ' $O^{\prime}$ only when $R / W$ is ' $O$ ' and $E$ is 'l' and that any other combination of $R / W \& E$ inputs makes Xlo pin $11=11$
c) Nand Gate X14 (first half)

Ensure that Al2-Al5 (con. pins 33-36) are all 'l's, then check that X13 pin 15 is '0'.

Connect each of Al2-A15 in turn to ' $0^{\prime}$ '; in each case X13 pin 15 should be 'l'.
d) One Out of Four Decoder X13 (first half)

With Al2-Al5 all '1' (hence X13 pin $15=10$ ') check XI3 pins $9-12$ for combinations of inputs on Al0-11;

e) Nand Gate X14 (second half)

Set inputs Al0-15 all to 'I'; check that '256SEL' (con. pin 5) is '0'. Change AlO, 11 inputs to ' $0^{\prime}$; '256SEL' should go to 'I'.

If A is strapped to C, then also set inputs Alo-14 to 'I', Al5 to 'O'; '256SEL" should be 'I'.
f) One Out Of Four Decoder X13 (second hali)

Set AlO-A15 all to '1'. Check that XI3 pin 1 is '0'.
Check X13 outputs (pins 4-7) for combinations of $\overline{B O O T}$ (con. pin 20) and $R / W$ (con. pin 4) inputs;

| $\overline{B 0 O T}$ | $R / W$ | $X 13$ | pin; | 4 | 5 | 6 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | 1 | 1 | 0 | 1 |  |
| 0 | 1 |  | 0 | 1 | 1 | 1 |  |
| 1 | 0 |  | 1 | 1 | 1 | 0 |  |
| 1 | 1 |  | 1 | 0 | 1 | 1 |  |

g) X15-22 CE Drive (X11,12 parts)

Check X15 pin 13 for combinations of inputs $\overline{B O O T}$ and $R / W$;

| $\overline{B O O T}$ | $\mathrm{R} / \mathrm{W}$ | $\frac{X 15 \text { pin } 13}{0}$ |
| :--- | :---: | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 if $F$ strapped to $D$, else 1. |

h) ROM Select (X9 part)

Set $\overline{B O O T}$ input to $\mathrm{O}^{\prime}$ (low), $R /$ input to 1 (so X 13 pin 4 is '0'). With A5 (con pin 26) set to ' $0^{\prime}$ ', check that $X 3$ pin 15 is 'o', $X 4$ pin 15 is 'l'.
With A5 set to 'I', check that $X 3$ pin 15 is '1', $X_{4}$ pin 15 is '0'. With $R / W$ input set to ' $O$ ', check that $X 3$ pin 15 and $X 4$ pin 15 are both 'I' for $A 5=' 0$ ' and also for $A 5=' 1$ '.
i) Data Input Buffers (X7,8 \& 12, parts)

Set $R / W$ (con. pin 4) to '0', Alo to 'I', All to '0', Al2-15 to '1', then check that Xl2 pin 8 is ' $0^{\prime \prime}$. Also check that whatever input is applied to the data bus lines DO-D7, the same pattern is present on lines $\mathrm{BDO}-\mathrm{BD} 7$ ( X 7 pin 17 etc.)
j) Data Output Buffers ( $X 7,3,11,12$, parts)

First check that these buffer outputs can be set to the high impedance state by applying 'O' to board E input (which should cause Xll pin 6 to go to 'l') then check each data bus line BO-D7 as follows;

- temporarily connect data bus line to OV via lkohn resistor, the voltage across the resistor should be less than O.IV.
- remove the resistor from $O V$ and temporarily connect it to $+5 V$. The voltage across the resistor should be less than O.IV.
Then set $E, R / W$ AlO-A15 and $\overline{B O O T}$ board inputs to '1'; Xll pin 6 should go to 'O'. Check that the output of each buffer (X7 pins 3,5 etc.) is the same as its input (X7 pins 2,4, etc.) Note that the signal present on the buffer input is coming from memory, which will be holding a random pattern; by trying different patterns on the board address inputs AO-A9 it should be possible to find a memory cell containing a 'I' and another containing a 'o', thus testing both states of the output bufier. Alternatively, if the memory IC's X15-22 are fitted in sockets then they can be removed and 'I' or '0' signals applied to the data output buffer inputs (X7 pins 2,4 etc.)
Finally, change All input to ${ }^{\prime} O^{\prime}$, and apply ${ }^{\prime} O^{\prime}$ to board $A 2,3$ inputs. Check that X11 pin 12 and XIl pin 6 are both '0'.
k) Memory IC's XISme2

First check the corcect operation of the top 256 words by loading and reading test patterns with the system control panel switches. Once it has been established that these memory locations are working then the remainder of menory is best checked via the system keyboard, using a monitor such as BUG. 1.

1) ACIA Clock Dividers ( $\mathrm{x} 24-27$ )

If a 'scope is not available, then applyiag a TTL compatible audio frequency signal to the '5MHz' input will allow you to check the operation of the dividers by monttoring their outputs with an audio amplifter or headphones.
(a) ACIA Clock Buffers

Apply "O" to $\operatorname{TX} \mathrm{CLK}(a)$ input (con. pin 62) and check that X2 pin 10 is '11.
Apply '1' to TX CLK(a), check that X2 pin 10 is ${ }^{\circ} 0^{\circ}$.
Repeat for 2 ther RX \& TX CLK input buffers.



ACIA CLOCK DIVIDERS

FIGURE 2


Notes;
Strap on component side of board

See Fie 4 for connections to points labelled with capital
letters (A,B,C .... X)

## Write Protection

Strap D-E to write protect 1 k RAM, else strap D-F
CPU Board Memory Addressing
Strap $A-B$ to make 256 word RAM on CPIJ board respond to low addresses (i.e. If system consists of CPU \& MON 1 boards only). Else strap A-C
$\begin{array}{ll}\text { ACIA (a) Interfaces } & G-H \\ \text { For } 20 \mathrm{~mA} \text { Current Loop strap } & \text { G/H, X-M }\end{array}$
For RS 232 C strap $G-\mathrm{I}, \mathrm{J}-\mathrm{K}, \mathrm{L}-\mathrm{M}$, \& connect edge conn pins 70 \& 72.
For TML omit R23,R24,C8 \& R9, R25, Q1, Z2 , strap $G=H, J-K, L-M$, replace $R 6$ by a strap \& connect $X 1$ pin 12 to edge conn pin 72.

## ACIA (b) Intericces

For 20 mA strap $\mathrm{N}-\mathrm{O}, \mathrm{R}-\mathrm{T}$
For RS232C strap $N-P, R-Q, S-T$ \& connect edge conn. pins 69,71
For TTL omit R19,R20, C6 \& R10,R26, Q2, Z1, strap $N-P, R-Q, S-T$, replace R 5 by a strap \& connect $X 1$ pin 8 to edge conn pin 71.

X28 i/p strapring;

| U | V | W | X | n | Nominal output Erequency |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OV | OV | OV | OV | 16 | $75 \times 16 \mathrm{~Hz}$ |
| R29 | OV | 2V | OV | 15 | $80 \times 16 \mathrm{~Hz}$ |
| OV | R29 | OV | OV | 14 | $86 \times 16 \mathrm{~Hz}$ |
| R29 | R29 | OV | OV | 13 | $92 \times 16 \mathrm{~Hz}$ |
| OV | OV | R29 | OV | 12 | $100 \times 16 \mathrm{~Hz}$ |
| R29 | OV | R29 | OV | 11 | $110 \times 16 \mathrm{~Hz}$ |
| OV | R29 | R29 | OV | 10 | $120 \times 16 \mathrm{~Hz}$ |
| R29 | R29 | R29 | OV | 9 | $133 \times 16 \mathrm{~Hz}$ |
| OV | OV | OV | R29 | 8 | $150 \times 16 \mathrm{~Hz}$ |
| R29 | OV | OV | R29 | 7 | $171 \times 16 \mathrm{~Hz}$ |
| OV | 829 | OV | R29 | 6 | $200 \times 16 \mathrm{~Hz}$ |
| R29 | R29 | OV | R29 | 5 | $240 \times 16 \mathrm{~Hz}$ |
| OV | OV | R29 | R29 | 4 | $300 \times 16 \mathrm{~Hz}$ |
| 829 | OV | R29 | R29 | 3 | $400 \times 16 \mathrm{~Hz}$ |
| OV | 1229 | R?9 | R29 | 2 | $600 \times 16 \mathrm{~Hz}$ |



2768 : 10 N 1 BOARD
Arrangement of ribbon cables - not to scale.
Use solid cored type e.g. Doram's miniature cable No 357-491

## Components

Logic

| X1 | 7406 | hex open collector | X13 | 74 LS139 | dual $1 / 4$ decoder |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | inverter. | X14 | $74 \mathrm{LS20}$ | dual $4 \mathrm{i} / \mathrm{p}$ nand |
| X2 | 74 LSI 14 | hex schmitt inverter | X15-22 | 2102 | $1024 \times 1 \mathrm{RaM}$ |
| X3 | PROM 2 | ; see text | or | 2102-1 | for 1.2us CPU |
| ${ }^{1} 4$ | PROM 1. | ; " " | X23 | 74 LSO 4 | hex inverter |
| $\times 5$ | 6850 | ; ACIA (a) | $\times 24$ | 74LS93 | divide by 16 |
| X6 | 6850 | ; ACIA (b) | X25 | 74LS90 | divide by 10 |
| X7,8 | 81 LS97 | ; octal tri-state buffer | X26 | $74 \mathrm{LS161}$ | prog. counter |
| X9,10 | 74 LSOO | ; quad $21 / \mathrm{p}$ nand | $\times 27$ | 74 LSO 4 | hex inverter |
| X11 | $74 \mathrm{LS10}$ | ; triple $3 \mathrm{i} / \mathrm{p}$ nand | X28 | 74 LS161 | prog. counter |
| X12 | 74 LSOO | ; quad $21 / \mathrm{p}$ nand | X29 | 74 LSO 4 | hex inverter |
| Transi |  |  |  |  |  |
| Q1,2 | 2N2907 |  | Q3,4 | BC107 |  |
| Diodes |  |  |  |  |  |
| D1,2 | $1 \mathrm{~N}_{4} 148$ |  | Q3.4 | 36V 400m | zener |

## Resistors

All are miniature types except $R 19,23,25,26$

| R1 | 4 k 7 | R19 | 470R $\frac{1}{2} \mathrm{~W}$ |
| :---: | :---: | :---: | :---: |
| R2,3 | 10 k | R20 | 100R |
| R4, $5,6,7,8$ | 4 k 7 | R21, 22 | 4 k 7 |
| R9,10 | 2208 | R23 | 470R $\frac{1}{2} \mathrm{~W}$ |
| R11,12 | 4 k 7 | R24 | 100R |
| R13,14,15,16 | 47R | R25,26 | 820R IW |
| R17,18 | 4 k 7 | R27,28,29 | 4 k ? |

## Capacitors

| C1, 2, 3,4 | 10 nF ceramic | C.12,13 | 0.14 F |
| :---: | :---: | :---: | :---: |
| -5 | InF ceramic | C14 | 0.047 uF small ceramic |
| C6 | $0.2 u F$ | C15 | 6.8uF IOV tant. bead |
| C7 | InF ceramic | C16 | C.047uF small ceramic |
| C8 | 0.14 F | C17 | $6.8 u F 10 \mathrm{~V}$ tant. bead |
| C9 | 33 uF 10 V tant. bead | C18 | 0.14 F |
| C10 | 0.14 F | C19 | $6.8 u F 10 \mathrm{~V}$ tant. bead |
| Cll | 33uF IOV tant. bead | C20 | O.1uF |

Misc.
16 pin DIL sockets ( 2 needed for X3,4 - a further 8 may be used for X15-22)
24 pin DIL sockets (for $\mathrm{X} 5,6$ )
Ribbon cable - miniature solid cored type
7768 MON I printed circuit board (available from Newbear)
Edge connector - 76 way +2 polarising positions ( 78 positions total),
O.1" pitch single sided.

Single pole on/off 'Boot' switch (not mounted on board)
Note;
Complete component list shown, but individual constructors nay sub-equip depending on number of PROM's \& ACIA's fitted and choice or TTL or 20 mA or RS232 interface(s).

## 7fff

0000
$4 k$
0



- Polarising key
- System Bus line used by board
o- ". ". not used by MON 1
- Other connection to board

REAR VIEW


## 2768 HOW 1 BOARP

## Appendix 1 - Configuration Guide

The minimura gystem using the MON 1 board requires the CPU board with its control panel, the MON 1 board itselt, and a paper or mag tape peripheral for back-up storage;


The connection between the MON 1 board and the peripheral must be serial 8 bit asynchronous. If a cassette tape recorder is fitted then it is recomended that a 'Kansas City' (CUMS) compatible interface is used, these generally have TrL or RS232 level ports, either of which can be hendled by the MON 1 board.


Parallel paper tape readers \& punches will need parallel - serial conversion circuits added; a UART and a Lew TIL or CMOS chips will do the trick easily).

Although a VDU/Keyboard interface card wll be introduced for the 7768, the user may wish to conmect an external VDU or hard copy terminal. The monitor program given in Appendix 5 in pact requires the use of an external terminal, a separate monitor will be issued for use with the 'inboard 7768 VDU/Keyboard interface card. Provided that the terminal has a serial interface then there should be no problem in connecting it to either ACIA. The back-up store (mag or paper tape) should always be connected to ACIA(a), however, for proper operation of the Bootstrap Loader.

If a terminal with inbuilt paper (or magmetic) tape hading facilities is used (e.g. an ASR33) this can fulfil the functions of general purpose terminal as well as back-up store by connecting it to ACIA(a).

However, il your terminal doesn't have this pacility, then it may still be connected to ACCA(a), but via a switch which allows the separate back up store to be connected for program loading (\& dumping). This switch may also change between the clock frequencies required for the back up store and the terminal. Thus, for a CUTS interface and a 110 baud terminal;


Alternatively, the terminal may be connected to ACIA(b), and the back up store to ACIA(a); or two back up stores may be connected - one to each ACIA - for editing \& copying files which are too large to be stored entirely within the computer's own memory. The choice is up to the user, and will depend upon the peripheral equipment he has and the uses to which he intends to put the system.
Although not essential, it is recommended that the RS232C(V24) interface and its associated 25 way connectors are adopted as standard even if this means adding interface level converters to the peripherals. This will help experiments and quick trials of different equipments for exhibitions and demonstrations. The appropriate connections are;


However, for those lucky enough to have an ASR33 or KSR33 Teletype, and who wish to use a ' 20 mA Current Loop' interface, then the following connections should be used;


App $1 \quad \mathrm{p} 2$

## 7768 MON 1 BOARD

## Appendix 2-User Tips

$\overline{\text { CTS }}, \overline{R T S} \& \overline{D C D}$
These ACIA connections are intended for use with a data modem, but can be used to provide two auxilliary interrupting inputs (CTS \& DCD) and an output ( RTS ) for, say, controlling a cassette interface.
If not used, then $\overline{C T S} \& \overline{\mathrm{DCD}}$ inputs must be connected to OV, otherwise they are likely to pick up stray signals and cause much confusion.
$+\&-12 \mathrm{~V}$ Supplies
Although strictly speaking these are required to generate 'within spec' RS232 or 20mA Current Loop interface levels, it is often possible to work successiully with a particular peripheral using only +5 V and -12 V or even +5 V only; ' +12 V ' being connected to the +5 V rail and ' -12 V ' to OV. Some experimentation is required, and the data buffer circuit resistor values will probably need altering.

## Addressing

Each ACIA containe two pairs of user-accessible regasters; one pair (Transmit Data Register \& Control Register) beily 'Write Only', the other pair (Roceive Data Register \& Status Register) being 'Read Only'. Thus only two addresses are used by each ACTA:

| Address |  | MPU Pead" Accosses |  |  |  | MPU Wrate Accesses |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | F400 |  | ACIA (a) |  | Data Reg |  | ACTA(a) | Tra | Data Reg |
|  | F401 |  | ACIA(a) | Sta | tus Res |  | ACIA $(a)$ | Von | Ol Reg |
| Wou | $\begin{aligned} & \mathrm{F} 402 \\ & \mathrm{~F} 403 \end{aligned}$ |  | ACIA $(b)$ $\operatorname{ACIA}(b)$ | Rec Sta | Data Reg tus Reg |  | $\begin{aligned} & A C I A(b) \\ & A C I A(b) \end{aligned}$ | $\begin{aligned} & \text { Tra } \\ & \text { Con } \end{aligned}$ | Data Reg rol Reg |

Because the same address accesses two difierent registers, depending on whether a Read or a Write operation 1 s being periormed, then those instructions which operate on the contents of a memory location (e.8. ASL) must not be used with ACIA addresses as these instructions read information, modify it, then write it back to the same address.

## Transmit Data Registar

If the transmit hali of the ACIA is idle (not transmitting a character)
then the act of writing a character into the Transmit Data Register will start the ACIA transmitting that character in serial, asynchronous, form;

| start |  |
| :---: | :--- |
| bit | $\mathrm{BO}-\ldots-\cdots$ |
| optional | one or two <br> parity |
| stop bits |  |

The exact pormat (number of data \& stop bits \& parity) will depend upon the state set into the Control Register.
Since the ACIA $1 s$ double bupfered", a new character can be loaded into the Transmit Data Register while the previous character is still being transmitted. Examimation of the contents of the Status Register will tell the program when the Transmit Data Register is empty and ready to accept another character.

## Recoive Data Register

Data received at the RX Data input of the ACIA is converted to parallel form, the start, stop \& parity bits stripped, then the received character is transferred to the Receive Data Register and the Status Register contents changed to show that a new character is available.
When this received character is read Irom the Receive Data Register, the Status Register Received Data Register Tull' Indication is removed and the ACIA waits for the next character to be received.
As the receive half of the ACIA is also double bupiered, a character can be read from the Receive Data Register while a new character is being received.

## Control Register

Before the ACIA is used, it must be set up by writing suitable data into the Control Register.
First, the number (13 (Hex) should be loaded in order to reset the ACIA's
internal registers. Note that the reset kills any characters that the ACIA may have been transmitting at the time. When this has been done, a second byte should be written into the Control Register to set up the required mode. This byte should be composed as follows;
DO,1 ; Establish Rec \& Trans data baud rate as a sub-nultiple of the ACIA Clock input frequencies;

DO D1

| 0 | 0 | Baud Rate | $=$ Clock Frequency |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | $"$ | $"$ | " | " | " | divided by | 16 |  |
| 0 | 1 | $"$ | $"$ | $"$ | $"$ | $"$ | $"$ | $"$ | 64 |
| 1 | 1 | Used for ACIA | Reset |  |  |  |  |  |  |

D2,3,4 ; Establishes number of data, stop bits \& parity;

| D 2 | D 3 | $\mathrm{D}_{4}$ | No of Data bits | Parity | No of Stop bits |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 7 | Even | 2 |
| 1 | 0 | 0 | 7 | Odd | 2 |
| 0 | 1 | 0 | 7 | Even | 1 |
| 1 | 1 | 0 | 7 | Odd | 1 |
| 0 | 0 | 1 | 8 | - | 2 |
| 1 | 0 | 1 | 8 | - | 1 |
| 0 | 1 | 1 | 8 | Even | 1 |
| 1 | 1 | 1 | 8 | Odd | 1 |

D5,6 ; Establish state of $\overline{\text { PTS }}$ output \& Transmit Interrupt Enable;

| D5 | D6 | $\overline{\text { RTS output }}$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Tow |  | Disabs Interrupt |
| 1 | 0 | Low | Enabled |  |
| 0 | 1 | High | Disabled |  |
| 1 | 1 | Low | Disabled | Transmits 'Break' |

D7 ; When set to 'I' enables Receive Interrupt, and IRQ will be caused by any of;

- Receive Data Register Full.
- Receiver Overrun.
- $\overline{\mathrm{DCD}}$ input going from low to high.


## Status Register

This regiater provides the program with information as to the current status of the Transmit \& Receive halves of the ACIA;
DO ; 'l' when Receive Data Reg full (character received).
D1 ; 'I' when Transmit Data Reg empty (ready to accept a new character)
D2 ; 'l' when $\overline{D C D}$ (Data Carrier Detect) ACIA input is high.
D3 ; 'I' when CTS (Clear To Send) ACIA input is high.
D4 ; 'l' when a framing error has occurred in the process of converting the received data from serial to parallel form, i.e. the 'stop' bit was missing.

D5 ; 'l' when a Receiver Overrun condition has occurred due to a new character being received before the previous one had been read from the Receive Data Register.
D6 ; 'l' when a Parity Error has been detected in the received data.
D7 1 'I' whenever the ACIA $\overline{I R Q}$ (Interrupt Request) output is low.


A minimum bootstrap ROM progran is given on the next page. This merely loads the first 1024 bytes of data to come in via ACIA(a) into the RAM without any iorm of checking, but this has proved supficient in practice. To run, momemtarily operate the Reset switch with the B00T switch set to "Bootstrap". When 1024 bytes have been loaded, the system RUN lamp will go out. The BOOT switch is then set to the nomal position and the system Reset switch momentarily operated to start rumine the monitor that has been loaded. Since the program doesn't look for a header, hat simply stores whatever arrives at the recaive port (a), care must be taken when loading from a paper tape raader to position the tape correctly; the system can't distinguish between an"'all 0's' byte and blank header tape.
The DUMP program given can be used to gexerato tapea containing a monitor prograti for subsequent loadne (Bootstrapping). One trick worth noting is that as DUMP sende out bytes prom memory starting at the location determined by the LDE inetruction (normally location FCOO ), and carties on until it peaches FPFP, and as the bootstrap program just takes the turet 1024 bytes received, one can use a monitor (such as BUG 1) to put a now monitor program into another area of memory, then by altering the LDX instruction in DUMP, create a tape containing the new monitor.
The 32 byte bootstrap program shown here is available already 'burnt into' a PROM Irom Newbear, however anyone who wishes to generate his own bootstrap program - perhaps to take advantage of the maximum 64 bytes avallable - can use virtwally any of the common $32 \times 8$ Tri-state TML PROM's avallable. Care should be taken, however, as the address inputs to the PROM's on this board are inverted and out of sequence relative to the comnections assumed in the manufacturers data sheets. and prom programers. Page 4 of this appendix shows, as an example, the 32 byte bootstrap program translated into the form required for PROM programming.


BEAR MICROCOMPUTER SYSTEMS
24 College Road, Maidenhead, Berks, SL6 6BN
hexadecimal coding form



| ADDRESS |  | DATA |
| :---: | :---: | :---: |
| As seea by CPU (Hex) | As seen by PROM Programmer (binary) <br> E D C B A |  |
| FFFF | 00000 | 1120000 |
| EF | 000001 | 11110100 |
| 17 | 00010 | 100000000 |
| E ? | 000012 | 10110111 |
| FB | 00100 | 00100110 |
| EB | $0 \cdot 021030$ | 12111100 |
| F3 | 0 0 01110 | 00100111 |
| E3 | $0 \quad 0121$ | 11110100 |
| FD | 1000 | 00111110 |
| ED | 01002 | 00110101 |
| P5 | 02010 | 10110110 |
| E5 | 0120111 | 12000110 |
| F9 | 01100 | 0000000 |
| E9 | 03120.1 | 0000001 |
| F1 | 011120 | 10000101 |
| EI | $1 \begin{array}{llll}1 & 1 & 1 & 1\end{array}$ | 00000011 |
| FE | 100000 | 11111111 |
| EE | 100001 | 10110110 |
| F6 | 10010 | 11210100 |
| E6 | $1 \begin{array}{llllll}1 & 0 & 0 & 1 & 1\end{array}$ | 00010001 |
| FA | 100100 | 00001000 |
| EA | $\begin{array}{llllll}1 & 0 & 1 & 0 & 1\end{array}$ | 11001110 |
| F2 | 10210 | 00000001 |
| E2 | 10012 | 10120111 |
| FC | 12000 | 21110001 |
| EC | 112001 | 00000000 |
| F4 | 11010 | 11111001 |
| E4 | 1021 | 00000001 |
| P8 | 11100 | 10100111 |
| E8 | 111100 | 11110100 |
| FO | $\begin{array}{lllll}1 & 1 & 1 & 1 & 0\end{array}$ | 00000001 |
| EO | 11112 | 10000110 |



## 7768 MON 1 BOARD

Appendix 5; 7768 BUG 1

## Purpose

7768 BUG 1 is a minimal system montor which allows the user to enter and run programs via a Teletype or similar asynchronous data terminal.
It occupies only the top 256 words of memory so that it may be initially entered via the system control panel switches. Once entered into memory it can be dumped onto paper tape or cassette tape for subsequent re-loading by the MON i board Bootstrap Load facility.

## Hardware

An ASCII send/receive terminal must be connected to ACIA (a) port, or to ACIA (b) port if locations FF84, FF92 are changed from 01 to 03 , and locations FF8A, FF99 are changed from 00 to 02.

## Use

When 7768 BUG 1 is loaded, operation of the system Reset button will start BUG 1 running, and cause the torminal to print a '*' at the beginning of the next line. The system will then wait for the user to enter one of the following single letter commands;
A (Alter memory location)
E (Examine memory location)
G (Go to start of user program and run it)
$R$ (Print contents of 6800 MPU registers resulting from run of user program)
C (Continue to run user program after SWI)
The user may enter a program (into an area of memory other than that used by $B E G$ 1) using the $A \& E$ commands, then start it running with the $G$ command. If the processor encounters a SWI (Software Interrupt) instruction in the user program, then it will save the 6800 MPU registers on the stack and go to BUG L, printing a '*'. The saved MPU registers may then be printed out ( $R$ ), altered (A), then the user program Continued at the instruction following the SWI, or started at a different location.

## RAM

7768 BOG 1 uses RAM locations FOF5 to FOFE for temporary storage, and also has its own stack extending below FCF4. The user program may either use the BUG 1 stack, or set up its own stack in a separate area of RAM.

## E (Examine) Command

When BUG i is waiting for a command ("* printed), type 'E'. The monitor will respond by printing a space, then the user should type the address (in hexadecimal) of the memory location to be examined. The monitor will print a space followed by the (hex) contents of the memory location specified. e.g.;
*E FFOO 8E (user input underinned)
The user may then either;

- Pype a CR (carr return) to terminate the Enter command.
or - Type a space, which will cause the monitor to print a space followed by the contents of the next memory location;
- E FFOO 8 E _PO_F3_86_03


## A (Alter) Command

When 'A' is typed aiter the monitor $\mathrm{B}^{\prime \prime}$ ' , the monitor will print a space, then the user should type the address (in hexadecimal) of the memory location who's contents ace to be changed. The monitor will then print a furthor space, after which the user should type (in hex) the new contents of that location. e.g.;

* A 000012

The user may then either;

- Type a CR to terminate the Alter command.
or - Type two hex digits to be stored in the next memory location;
* 0000123456789 ABC2 $\quad(2=C R$ typed by user)
* E 0000 12 _34_56_78_9A_BC2


## G (Go) Command

When the user has loaded a program (using A \& E commands) then to start it ruming type $G$. The monitor will respond by printing a space. Then type the program starting address. The systen will then run the user program until it encounters a SWI instruction or the Reset button is operated. $0 . \mathrm{g} \cdot$;

* ${ }^{\text {G }} \underline{0000}$


## C (Continue) Command

When a running user program encounters a SWI comand it will put the contents of the $C C, A, B, X$ registers and the current Program Counter ( $=$ address of location Pollowing the SWI instruction) onto the stack, then jump to the Monitor program.
If 'C' is typed when in Monltor mode then the old values of the MPU registers are retrieved from the stack, and the user program restarted at the address following the SWI instruction.eg;
*

Typing ' $R$ ' when in command mode causes a print out of the contents of the MPU registers that wers saved on the stack by the last SWI instruction encountered in the user program, and also the content of the stack pointer on entry to the Monitor following the SWI.e.g.;

* ${ }_{*}^{\text {R FO }} \begin{array}{cccccc}\text { IE } & 55 & \text { BEOO } & 0010 & 0079\end{array}$
$\begin{array}{llllll}C & B & \text { A } & X & P & S\end{array}$
In the above example ' $P$ ' is the address of the location in the user program immediately after the SWI instwuction (and is therefore the address at which the program will be restarted by a 'C' command).
The values of $C C, B, A, X$ \& $P$ are obtained from the stack immediately above location 0079 (current position of $S$; stack pointer), thus;
*E OO7A FO_IE_55_BEOO_01002
If altered;
*A OOTC FFD
*R FO 1E FF BEOO 00100079
Then the altered values will be loaded into the MPU when the next 'C' or 'G' command is given.


## Example of BUG 1 use

To load \& run the following program;
Loc Instr



*G 0000 display should change to '1010 1010'
*R F8 1E AA BEOO OOOA 0079

* C display should change to VOlO1 0101'
*R FO LE 55 BEOO 00100079
* ${ }^{\text {C }}$ display should change to '1010 1010'
*R F8 1E AA BEOO 000A 0079

```
etc.
```



BEAF MICFOCQMPITER SYSTEMS
24 College noad, haldentioad, Berks, SLG 6BN
hexadecimal coding form


$1,1,1,1.1$ TMPXHI EQU S FOFB TEMP STORAGE FOR 7768 BUGIUSE:


F, FIO,O 8, E, F, OF F 3 RESET
$10,38,6,0,31$,
$-10,5 B, 7, F, 401$

- 0,8 B, $, F, 4,0,3$



BEAR MICROCOMPUTER SYSTEMS 24 College Road, Maidenhead, Berks, SL6 6BN

HEXADECIMAL COOING FORM

| PROGRAM | 7768 BUG | 1 VE | ON OI AUTHO | AUTHOR M RL | DATE 3-2-78 | PAGE2 OF 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDRESS | MACHINE COOE | Label | OPERATOR \& OPERAND | COMMENTS |  |  |
| F, F13,9 | 2B,D,31 |  | BNE RSTART |  |  |  |
| 13,8 | 0.81, 1 |  | INX | POINT $($ NEXT ADORESS |  |  |
| ${ }^{3} \mathrm{C}$ | 2, O,F,5, |  | BRA EXAMLP | 60 BACK \& PRINT CONTENTS |  |  |
| 13 E | 8, D, 6, 51 | GOGOGO | BSR GETAOR | GET PROGRAM START ADORESS |  |  |
| 4,0 | FE, F,OIF,D |  | LOX TmPSTK | POINT $\times$ \& PROORAM COUNTER |  |  |
| 14,3 | 0.81, 1, |  | INX | POSITION IN STACK |  |  |
| 14.4 | 0,81,1,1, |  | INX | (DON'T YOU WISH YOU HAD |  |  |
| 14,5 | 0,8, 1,1 |  | INX |  |  |  |
| 14,6 | 0,81, 1, |  | INX | A PDP-11) |  |  |
| 14,7 | 0.81, 1. |  | INX |  |  |  |
| 148 | 0,81, 1, |  | INX |  |  |  |
| 14.9 | B G, F,OIF, $B$ |  | LDA A Tmpxril | LOAD 17 WITH DESIRED |  |  |
| 14 C | $A, 7,0,01$, |  | $\operatorname{STA} A \times$ | STARTING ADORESS |  |  |
| 4,E | $B, 6, F, O, F, C$ |  | LOA A TMPXLO | (OR EVEN A 6809?) |  |  |
| 5.1 | A, $2,0,1,1$. |  | STA A $\times 1$ | KESTORE STACK POINTER |  |  |
| 15,3, | $B E, F, O, F, D$ | CONT | LOS TMPSTK |  |  |  |
| 15,6 | $3, B_{1} \ldots 1$, |  | RTI | \& OVER TO USER PROGRAM |  |  |
| 157 | 8 , D14, ${ }_{1}$, | ALTER | BSR GETAOR | GET ADDRESS TO BE CHANGED |  |  |
| 15.9 | 8, D, 5, 81, | ALTLP | BSR HEX2IN | (BACK TO RSTART IF NOT HEX) |  |  |
| 15, ${ }^{\text {B }}$ | $A_{1} P_{1} 0_{1}$ |  | STA A $X$ | STORE NEW DATA |  |  |
| SD | $0.81, \ldots$, |  | INX | POINT $P$ NEXT LOCATION |  |  |
| LSE | 2, 01591 |  | BRA ALTLP | 60 BACK TO GET NEW DATA |  |  |
| 16,0 | 8, D, 3, F1, | REGPNT | IBSR PNTSP |  |  |  |
| 162 | $F, E, F O, F, D$ |  | LOX TMPSTK | POINT $X P$ USER PROG STACK |  |  |
| 16,5 |  |  | BSR IPZHKS | PRINT CC REG FROM STACK |  |  |
| 16,7 | 8, D, 3, 51, |  | $B S R$ IPIHRS | PRIANT | B REG | $\cdots$ |
| 16.9 | 8, D, 3, 3, |  | $B S R$ IP $14 R S$ | PRINT | A REG | . 4 |
| 16.8 | 8, D, $2, E_{1}$ |  | $B S R$ IP IPHAS | PRINT | $x$ REG | 4 |
| 16, D | 8, D, $2, C_{1}$, |  | BSR IP4HXS | PRINT PROGRAM'S P.C. |  |  |
| - 6.5 | $C, E, F, O, F D$ |  | LOX \#TMPSTK | PRINT PROOnM 's P.C. |  |  |
| 17,2 | 8.012 .81 |  | BSR P4AKS | PRINT USER PRUO'S S.P. |  |  |
| 17,4 | 12,0,9,8, | STARTE | BRA RSTART | 4 BACK FOR NEXT COMMAND |  |  |
| 17.6 | $8,6,0, D_{1}$, | PCRLF* | $\angle O A$ A \$OD | (CARR. RETURN) |  |  |
| . 17.8 | 8, $1_{1} 1,6$, |  | BSR PNTLH |  |  |  |
| 17 A | 8,6.0.A1 |  | LDA A \# $\$ O A$ | (LINE FEED) |  |  |

BEAR MICRDCOMPLTER SYSTEMS

| PROGRAM | 7768 B0G | VERS | ON OI AUTHOR | AUTHOR M RL | DATE 3-2-78 | PAGE 3 OF 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDRESS | machine coote | LABEL | OPERATOR \& OPERAND | COMMENTS |  |  |
| FF, $7, C$ | 8, D1, ${ }_{1}$, |  | BSR PNTCH |  |  |  |
| $17, E$ | $8,6,2 \mathrm{Al}$ |  | LOA A H ${ }^{\text {* }}$ |  |  |  |
| 18.0 | 2,0,0, $E_{1}$, |  | BRA PNTCH | C BR | 又 RTS) |  |
| 18,2 | B, 6, F, 410,1 | GETCH | LDA A CTRLIA | WAIT | FOR A CHAR | TER TO |
| 18,5 | 4,7, 1, |  | ASR A | BE | RECEIVED IN | TO ACIA (a) |
| 18,6 | $2,4, F, A_{1}$, |  | BCC GETCH |  |  |  |
| 18.8 | $B, 6, F, 410,0$ |  | $\angle D A$ A DATAA | PUT IT | INTO A | G. |
| 18.8 | 8,4, $7, F_{1}$, |  | AND A \#\$TF | LIFE IS | SIMPLER W | HOVT PARITY |
| - 18, D | 3,91, 1, |  | RTS |  |  |  |
| 18 E | $8, D_{1} F_{1} 2_{1}$, | G $4 P C H$ | BSR GETCH | GET | CHARACTER | NTO A REG |
| 190 | F,6,F,410,1 | PNTCH | $\angle D A B \quad C T R L \cdot A$ | WAIT | NTIL ACIA | TRAWSMIT |
| 193 | C, 5, 0, $1_{1}$ |  | BIT B 纬2 | BUFF | $R$ IS EMPT |  |
| 195 | 2,7,F91, |  | BEQ PNTCH |  |  |  |
| 19,7 | B, 7, F, 4,0,0 |  | STA A DATA.A | THEN | RANSMIT A | REG |
| 19A | 3,91, 1. |  | RTS |  |  |  |
| 198 | 0.81, 1. | IP4H*S | INX | - |  |  |
| 19, | 8, D12,61, | P4HKS | BSR P2WEX |  |  |  |
| 19E | 0,81, 1 | IP2H*S | INX |  |  |  |
| 19F1 | 8, D, 2, 31, | P2HRS | BSR P2HEX |  |  |  |
| , $A_{1}$ | 18.612 .01, | PNTSP | LDA A \#\$120 | (SPA |  |  |
| A, 3 | 2, $0, E_{1} B_{1}$, |  | BRA PNTCH | ( BR | 4 RTS) |  |
| 1 A, 5 | $8 . D_{1} F_{1} A_{1}$, | GETADR | BSR PNTSP |  |  |  |
| - $A, 7$ | 8, D10. $\mathrm{D}_{1}$, |  | BSR HEXZIN | GET | RST BYTE | APPRESS |
| A, 9 | B, ᄀ, F, 1 F B |  | STA A TMPXHI | $\times$ STOR | E IT |  |
| - $A, C$ | $8, D, 0,8$, |  | BSR HEX2IN | GET | SECOND BYTE |  |
| - $\mid A, E$ | $B, 7$ F,O, F,C |  | STA A TmPXLO | 4 STOR | EE THAT |  |
| - $B_{1} 1$ | $F, E, F, O, F, B$ |  | LOK TMAXHL | TRANSF | $R$ AODRESS | TO $\times$ REG |
| - 1 B, 4 | $2,0, E, B_{1}$, |  | RRA PNTSP | CBR | RTS) |  |
| B, 6 | 8, D, 2,41, | HEX2IN | BSR GETMEX | GET | ONE HEX | 01617 |
| - 13.8 | 4.81.1. |  | ASL A | Move | IT LEFT | BITS |
| 1-18,9 | 4.81, 1 |  | ASL A |  |  |  |
| - $B \cdot A$ | $4.81, \ldots$ |  | ASL A |  |  |  |
| , B, B | 4,81, 1, |  | ASL A |  |  |  |
| - $B$ B, $C$ | 3,61, 1.1 |  | PSH A | 4 SA | E ON STA |  |
| - B, D | 8, $D_{1} 1, D_{1}$ |  | BSR GETHEX | GET | VEXT HEX | 01617 |

(H) BEAR MICROCOMPUTER SYSTEMS

24 College Road, Maidenhead, Berks, SL6 6BN
HEXADECIMAL CODING FORM


